<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NANO103 BSP: NANO103 Legacy Constants</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NANO103 BSP<span id="projectnumber">&#160;V3.01.003</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">NANO103 Legacy Constants<div class="ingroups"><a class="el" href="../../d1/d23/group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html">NANO103 Peripheral Memory Map</a> &raquo; <a class="el" href="../../db/d44/group___n_a_n_o103___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html">NANO103 Peripheral Declaration</a> &raquo; <a class="el" href="../../d6/d9d/group___n_a_n_o103___i_o___r_o_u_t_i_n_e.html">NANO103 I/O Routines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for NANO103 Legacy Constants:</div>
<div class="dyncontent">
<div class="center"><img src="../../de/d3a/group___n_a_n_o103__legacy___constants.png" border="0" usemap="#ade_2d3a_2group______n__a__n__o103____legacy______constants" alt=""/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NULL pointer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">More...</a><br /></td></tr>
<tr class="separator:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean true, define to use in API parameters or return value.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa8cecfc5c5c054d2875c03e77b7be15d">More...</a><br /></td></tr>
<tr class="separator:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93f0eb578d23995850d61f7d61c55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaa93f0eb578d23995850d61f7d61c55c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean false, define to use in API parameters or return value.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa93f0eb578d23995850d61f7d61c55c1">More...</a><br /></td></tr>
<tr class="separator:gaa93f0eb578d23995850d61f7d61c55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga514ad415fb6125ba296793df7d1a468a">ENABLE</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga514ad415fb6125ba296793df7d1a468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable, define to use in API parameters.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga514ad415fb6125ba296793df7d1a468a">More...</a><br /></td></tr>
<tr class="separator:ga514ad415fb6125ba296793df7d1a468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga99496f7308834e8b220f7894efa0b6ab">DISABLE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga99496f7308834e8b220f7894efa0b6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable, define to use in API parameters.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga99496f7308834e8b220f7894efa0b6ab">More...</a><br /></td></tr>
<tr class="separator:ga99496f7308834e8b220f7894efa0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d43f8748b542bce39e18790f845ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad4d43f8748b542bce39e18790f845ecc">BIT0</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr class="memdesc:gad4d43f8748b542bce39e18790f845ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad4d43f8748b542bce39e18790f845ecc">More...</a><br /></td></tr>
<tr class="separator:gad4d43f8748b542bce39e18790f845ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601923eba46784638244c1ebf2622a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga601923eba46784638244c1ebf2622a2a">BIT1</a>&#160;&#160;&#160;(0x00000002)</td></tr>
<tr class="memdesc:ga601923eba46784638244c1ebf2622a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga601923eba46784638244c1ebf2622a2a">More...</a><br /></td></tr>
<tr class="separator:ga601923eba46784638244c1ebf2622a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9560bccccb00174801c728f1ed1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a>&#160;&#160;&#160;(0x00000004)</td></tr>
<tr class="memdesc:ga9c9560bccccb00174801c728f1ed1399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 2 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9c9560bccccb00174801c728f1ed1399">More...</a><br /></td></tr>
<tr class="separator:ga9c9560bccccb00174801c728f1ed1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a>&#160;&#160;&#160;(0x00000008)</td></tr>
<tr class="memdesc:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 3 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8e44574a8a8becc885b05f3bc367ef6a">More...</a><br /></td></tr>
<tr class="separator:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a>&#160;&#160;&#160;(0x00000010)</td></tr>
<tr class="memdesc:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 4 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa731e0b6cf75f4e637ee88959315f5e4">More...</a><br /></td></tr>
<tr class="separator:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae692bc3df48028ceb1ddc2534a993bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a>&#160;&#160;&#160;(0x00000020)</td></tr>
<tr class="memdesc:gae692bc3df48028ceb1ddc2534a993bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 5 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae692bc3df48028ceb1ddc2534a993bb8">More...</a><br /></td></tr>
<tr class="separator:gae692bc3df48028ceb1ddc2534a993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2d074401e2b6322ee8f03476c24677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a>&#160;&#160;&#160;(0x00000040)</td></tr>
<tr class="memdesc:gacc2d074401e2b6322ee8f03476c24677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 6 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacc2d074401e2b6322ee8f03476c24677">More...</a><br /></td></tr>
<tr class="separator:gacc2d074401e2b6322ee8f03476c24677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a>&#160;&#160;&#160;(0x00000080)</td></tr>
<tr class="memdesc:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 7 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">More...</a><br /></td></tr>
<tr class="separator:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e80e65237843fa1ff15c68cd78066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0e80e65237843fa1ff15c68cd78066f8">BIT8</a>&#160;&#160;&#160;(0x00000100)</td></tr>
<tr class="memdesc:ga0e80e65237843fa1ff15c68cd78066f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 8 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0e80e65237843fa1ff15c68cd78066f8">More...</a><br /></td></tr>
<tr class="separator:ga0e80e65237843fa1ff15c68cd78066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a>&#160;&#160;&#160;(0x00000200)</td></tr>
<tr class="memdesc:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 9 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">More...</a><br /></td></tr>
<tr class="separator:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8c0f01fdf020d0f7467449b181fe95cb">BIT10</a>&#160;&#160;&#160;(0x00000400)</td></tr>
<tr class="memdesc:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 10 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8c0f01fdf020d0f7467449b181fe95cb">More...</a><br /></td></tr>
<tr class="separator:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cda1debde057b596766eba6a76daca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2cda1debde057b596766eba6a76daca0">BIT11</a>&#160;&#160;&#160;(0x00000800)</td></tr>
<tr class="memdesc:ga2cda1debde057b596766eba6a76daca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 11 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2cda1debde057b596766eba6a76daca0">More...</a><br /></td></tr>
<tr class="separator:ga2cda1debde057b596766eba6a76daca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaa0a6acba8436baabcaa1e91fad6c0bd">BIT12</a>&#160;&#160;&#160;(0x00001000)</td></tr>
<tr class="memdesc:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 12 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaa0a6acba8436baabcaa1e91fad6c0bd">More...</a><br /></td></tr>
<tr class="separator:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a>&#160;&#160;&#160;(0x00002000)</td></tr>
<tr class="memdesc:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 13 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga965dc1748ab1cf91426bd04a2fe16ecf">More...</a><br /></td></tr>
<tr class="separator:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e750b67eb36c8da10328c565b90dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga41e750b67eb36c8da10328c565b90dd5">BIT14</a>&#160;&#160;&#160;(0x00004000)</td></tr>
<tr class="memdesc:ga41e750b67eb36c8da10328c565b90dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 14 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga41e750b67eb36c8da10328c565b90dd5">More...</a><br /></td></tr>
<tr class="separator:ga41e750b67eb36c8da10328c565b90dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae40f5db1c57c98c6db42f15e0a56f03a">BIT15</a>&#160;&#160;&#160;(0x00008000)</td></tr>
<tr class="memdesc:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 15 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae40f5db1c57c98c6db42f15e0a56f03a">More...</a><br /></td></tr>
<tr class="separator:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55b9d74a6a1b129397792053cf08d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7c55b9d74a6a1b129397792053cf08d5">BIT16</a>&#160;&#160;&#160;(0x00010000)</td></tr>
<tr class="memdesc:ga7c55b9d74a6a1b129397792053cf08d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 16 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7c55b9d74a6a1b129397792053cf08d5">More...</a><br /></td></tr>
<tr class="separator:ga7c55b9d74a6a1b129397792053cf08d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fe52b845a36280f50414ab4a00f74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga27fe52b845a36280f50414ab4a00f74f">BIT17</a>&#160;&#160;&#160;(0x00020000)</td></tr>
<tr class="memdesc:ga27fe52b845a36280f50414ab4a00f74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 17 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga27fe52b845a36280f50414ab4a00f74f">More...</a><br /></td></tr>
<tr class="separator:ga27fe52b845a36280f50414ab4a00f74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a026d146963b7d977255d9b1f682ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga56a026d146963b7d977255d9b1f682ae">BIT18</a>&#160;&#160;&#160;(0x00040000)</td></tr>
<tr class="memdesc:ga56a026d146963b7d977255d9b1f682ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 18 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga56a026d146963b7d977255d9b1f682ae">More...</a><br /></td></tr>
<tr class="separator:ga56a026d146963b7d977255d9b1f682ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce58ae33c478370e59c915b04b05381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9ce58ae33c478370e59c915b04b05381">BIT19</a>&#160;&#160;&#160;(0x00080000)</td></tr>
<tr class="memdesc:ga9ce58ae33c478370e59c915b04b05381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 19 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9ce58ae33c478370e59c915b04b05381">More...</a><br /></td></tr>
<tr class="separator:ga9ce58ae33c478370e59c915b04b05381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga83aaba3456aa46dfefe199fe6264d8dc">BIT20</a>&#160;&#160;&#160;(0x00100000)</td></tr>
<tr class="memdesc:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 20 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga83aaba3456aa46dfefe199fe6264d8dc">More...</a><br /></td></tr>
<tr class="separator:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">BIT21</a>&#160;&#160;&#160;(0x00200000)</td></tr>
<tr class="memdesc:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 21 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">More...</a><br /></td></tr>
<tr class="separator:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a>&#160;&#160;&#160;(0x00400000)</td></tr>
<tr class="memdesc:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 22 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d">More...</a><br /></td></tr>
<tr class="separator:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7be80971d1875e5c4774edd3ecd97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gada7be80971d1875e5c4774edd3ecd97d">BIT23</a>&#160;&#160;&#160;(0x00800000)</td></tr>
<tr class="memdesc:gada7be80971d1875e5c4774edd3ecd97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 23 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gada7be80971d1875e5c4774edd3ecd97d">More...</a><br /></td></tr>
<tr class="separator:gada7be80971d1875e5c4774edd3ecd97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a>&#160;&#160;&#160;(0x01000000)</td></tr>
<tr class="memdesc:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 24 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga96cfb019bda32752ff4c8b8244aa6ea0">More...</a><br /></td></tr>
<tr class="separator:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3017291241a7269c1582154a3d3b1f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3017291241a7269c1582154a3d3b1f09">BIT25</a>&#160;&#160;&#160;(0x02000000)</td></tr>
<tr class="memdesc:ga3017291241a7269c1582154a3d3b1f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 25 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3017291241a7269c1582154a3d3b1f09">More...</a><br /></td></tr>
<tr class="separator:ga3017291241a7269c1582154a3d3b1f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97a8963cc15a1a50521d855b8a1331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4f97a8963cc15a1a50521d855b8a1331">BIT26</a>&#160;&#160;&#160;(0x04000000)</td></tr>
<tr class="memdesc:ga4f97a8963cc15a1a50521d855b8a1331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 26 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4f97a8963cc15a1a50521d855b8a1331">More...</a><br /></td></tr>
<tr class="separator:ga4f97a8963cc15a1a50521d855b8a1331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd1584eaddf508717554b35a600b0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafdd1584eaddf508717554b35a600b0fd">BIT27</a>&#160;&#160;&#160;(0x08000000)</td></tr>
<tr class="memdesc:gafdd1584eaddf508717554b35a600b0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 27 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafdd1584eaddf508717554b35a600b0fd">More...</a><br /></td></tr>
<tr class="separator:gafdd1584eaddf508717554b35a600b0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4361544977e96fb8eb8387ff0feaf6b6">BIT28</a>&#160;&#160;&#160;(0x10000000)</td></tr>
<tr class="memdesc:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 28 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4361544977e96fb8eb8387ff0feaf6b6">More...</a><br /></td></tr>
<tr class="separator:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb368e517e545da53d8aace5923649e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadb368e517e545da53d8aace5923649e1">BIT29</a>&#160;&#160;&#160;(0x20000000)</td></tr>
<tr class="memdesc:gadb368e517e545da53d8aace5923649e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 29 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadb368e517e545da53d8aace5923649e1">More...</a><br /></td></tr>
<tr class="separator:gadb368e517e545da53d8aace5923649e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a>&#160;&#160;&#160;(0x40000000)</td></tr>
<tr class="memdesc:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 30 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga70105c4a8c864754c8ba9e9b0e5da52a">More...</a><br /></td></tr>
<tr class="separator:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb09898dca36071e32cb1fbeec479e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadfb09898dca36071e32cb1fbeec479e5">BIT31</a>&#160;&#160;&#160;(0x80000000)</td></tr>
<tr class="memdesc:gadfb09898dca36071e32cb1fbeec479e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 31 mask of an 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadfb09898dca36071e32cb1fbeec479e5">More...</a><br /></td></tr>
<tr class="separator:gadfb09898dca36071e32cb1fbeec479e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>&#160;&#160;&#160;(0x000000FF)</td></tr>
<tr class="memdesc:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit0~bit7 from a 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">More...</a><br /></td></tr>
<tr class="separator:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>&#160;&#160;&#160;(0x0000FF00)</td></tr>
<tr class="memdesc:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit8~bit15 from a 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">More...</a><br /></td></tr>
<tr class="separator:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a926438abfcff696496c60ee5ebd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>&#160;&#160;&#160;(0x00FF0000)</td></tr>
<tr class="memdesc:ga6a926438abfcff696496c60ee5ebd4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit16~bit23 from a 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">More...</a><br /></td></tr>
<tr class="separator:ga6a926438abfcff696496c60ee5ebd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd8778bf420a922c9cd2bf7c916875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>&#160;&#160;&#160;(0xFF000000)</td></tr>
<tr class="memdesc:ga26cd8778bf420a922c9cd2bf7c916875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit24~bit31 from a 32 bit integer.  <a href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">More...</a><br /></td></tr>
<tr class="separator:ga26cd8778bf420a922c9cd2bf7c916875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4adc89d1a476c51ae52eb700a06fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf4adc89d1a476c51ae52eb700a06fb96">GET_BYTE0</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>)      )</td></tr>
<tr class="separator:gaf4adc89d1a476c51ae52eb700a06fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61fd653ee8852ef7bb04fff1509febc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga61fd653ee8852ef7bb04fff1509febc8">GET_BYTE1</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>) &gt;&gt;  8)</td></tr>
<tr class="separator:ga61fd653ee8852ef7bb04fff1509febc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d066854cc83e3823a21f9972fc308f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga35d066854cc83e3823a21f9972fc308f">GET_BYTE2</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>) &gt;&gt; 16)</td></tr>
<tr class="separator:ga35d066854cc83e3823a21f9972fc308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b580f1b27a79bb2b5924a40c9867ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2b580f1b27a79bb2b5924a40c9867ab4">GET_BYTE3</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>) &gt;&gt; 24)</td></tr>
<tr class="separator:ga2b580f1b27a79bb2b5924a40c9867ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gac7bf7dba9c366e87483339540c640c13"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac7bf7dba9c366e87483339540c640c13">INT_T::IRQ0_SRC</a></td></tr>
<tr class="separator:gac7bf7dba9c366e87483339540c640c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d0fa0d94d4fbbd04d6467ee31484f4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf4d0fa0d94d4fbbd04d6467ee31484f4">INT_T::IRQ1_SRC</a></td></tr>
<tr class="separator:gaf4d0fa0d94d4fbbd04d6467ee31484f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e9c35d7e7d62af0410690c0859b9b3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab1e9c35d7e7d62af0410690c0859b9b3">INT_T::IRQ2_SRC</a></td></tr>
<tr class="separator:gab1e9c35d7e7d62af0410690c0859b9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d1f71a7d14c9227e5e76821a58cd2c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga79d1f71a7d14c9227e5e76821a58cd2c">INT_T::IRQ3_SRC</a></td></tr>
<tr class="separator:ga79d1f71a7d14c9227e5e76821a58cd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd448bc9e52979a1d5217ccc3eec583b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadd448bc9e52979a1d5217ccc3eec583b">INT_T::IRQ4_SRC</a></td></tr>
<tr class="separator:gadd448bc9e52979a1d5217ccc3eec583b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39673b7e4de880f77805e944579fa8ba"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga39673b7e4de880f77805e944579fa8ba">INT_T::IRQ5_SRC</a></td></tr>
<tr class="separator:ga39673b7e4de880f77805e944579fa8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e16ee6292f84892e1710ccd606dcc2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga27e16ee6292f84892e1710ccd606dcc2">INT_T::IRQ6_SRC</a></td></tr>
<tr class="separator:ga27e16ee6292f84892e1710ccd606dcc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670f4ddb283b1dce2cf59990d96e30fd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga670f4ddb283b1dce2cf59990d96e30fd">INT_T::IRQ7_SRC</a></td></tr>
<tr class="separator:ga670f4ddb283b1dce2cf59990d96e30fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32665faf4c9ccfb7c9121455ff854f8c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga32665faf4c9ccfb7c9121455ff854f8c">INT_T::IRQ8_SRC</a></td></tr>
<tr class="separator:ga32665faf4c9ccfb7c9121455ff854f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b805a0b1904f9a69c0ab80f8300e8a5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7b805a0b1904f9a69c0ab80f8300e8a5">INT_T::IRQ9_SRC</a></td></tr>
<tr class="separator:ga7b805a0b1904f9a69c0ab80f8300e8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca33a1d29d80d849f4b36ff5a24296"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5dca33a1d29d80d849f4b36ff5a24296">INT_T::IRQ10_SRC</a></td></tr>
<tr class="separator:ga5dca33a1d29d80d849f4b36ff5a24296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182c501d6a081795449711b1c6b2e767"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga182c501d6a081795449711b1c6b2e767">INT_T::IRQ11_SRC</a></td></tr>
<tr class="separator:ga182c501d6a081795449711b1c6b2e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc101993cf0f48a15fe14a48db71e28"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0bc101993cf0f48a15fe14a48db71e28">INT_T::IRQ12_SRC</a></td></tr>
<tr class="separator:ga0bc101993cf0f48a15fe14a48db71e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe5f9f814afd5eb85cf8852626f369f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacfe5f9f814afd5eb85cf8852626f369f">INT_T::IRQ13_SRC</a></td></tr>
<tr class="separator:gacfe5f9f814afd5eb85cf8852626f369f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ccd0ea747c25a37ab1beaf5dff1a161"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8ccd0ea747c25a37ab1beaf5dff1a161">INT_T::IRQ14_SRC</a></td></tr>
<tr class="separator:ga8ccd0ea747c25a37ab1beaf5dff1a161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebbd8ebb6d408e6f7e4a27470365cfe"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9ebbd8ebb6d408e6f7e4a27470365cfe">INT_T::IRQ15_SRC</a></td></tr>
<tr class="separator:ga9ebbd8ebb6d408e6f7e4a27470365cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4be4f90ae9081706857b34b370d5a5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9c4be4f90ae9081706857b34b370d5a5">INT_T::IRQ16_SRC</a></td></tr>
<tr class="separator:ga9c4be4f90ae9081706857b34b370d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4d6a95161ea50c9c94bd8fb5351fe4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gace4d6a95161ea50c9c94bd8fb5351fe4">INT_T::IRQ17_SRC</a></td></tr>
<tr class="separator:gace4d6a95161ea50c9c94bd8fb5351fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbde38843d015c4de40045491936efb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5bbde38843d015c4de40045491936efb">INT_T::IRQ18_SRC</a></td></tr>
<tr class="separator:ga5bbde38843d015c4de40045491936efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56230fdd07839e040651f7c628b3793c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga56230fdd07839e040651f7c628b3793c">INT_T::IRQ19_SRC</a></td></tr>
<tr class="separator:ga56230fdd07839e040651f7c628b3793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee3406bfdd4397a930897ead457a127"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6ee3406bfdd4397a930897ead457a127">INT_T::IRQ20_SRC</a></td></tr>
<tr class="separator:ga6ee3406bfdd4397a930897ead457a127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9b6577ca832fa8fa430e2c5fa0fbde"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8c9b6577ca832fa8fa430e2c5fa0fbde">INT_T::IRQ21_SRC</a></td></tr>
<tr class="separator:ga8c9b6577ca832fa8fa430e2c5fa0fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9735f23768b8ff4ec1006c2b75180e5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab9735f23768b8ff4ec1006c2b75180e5">INT_T::IRQ22_SRC</a></td></tr>
<tr class="separator:gab9735f23768b8ff4ec1006c2b75180e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1eda2af84801586be6cd050708f969c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac1eda2af84801586be6cd050708f969c">INT_T::IRQ23_SRC</a></td></tr>
<tr class="separator:gac1eda2af84801586be6cd050708f969c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4284b71d90737d21d1c3f4593370e07b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4284b71d90737d21d1c3f4593370e07b">INT_T::IRQ24_SRC</a></td></tr>
<tr class="separator:ga4284b71d90737d21d1c3f4593370e07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad952077f9afaf2791b55ce7008fcbad4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad952077f9afaf2791b55ce7008fcbad4">INT_T::IRQ25_SRC</a></td></tr>
<tr class="separator:gad952077f9afaf2791b55ce7008fcbad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc176951d5f96e8186a05d2ef5f4046"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8fc176951d5f96e8186a05d2ef5f4046">INT_T::IRQ26_SRC</a></td></tr>
<tr class="separator:ga8fc176951d5f96e8186a05d2ef5f4046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12ee41e08eecc3f82827ae7cf750b7a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac12ee41e08eecc3f82827ae7cf750b7a">INT_T::IRQ27_SRC</a></td></tr>
<tr class="separator:gac12ee41e08eecc3f82827ae7cf750b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e431745882f1ed119211af539f8f8a3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6e431745882f1ed119211af539f8f8a3">INT_T::IRQ28_SRC</a></td></tr>
<tr class="separator:ga6e431745882f1ed119211af539f8f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1254a295c48aad0636a84d4f4436d842"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga1254a295c48aad0636a84d4f4436d842">INT_T::IRQ29_SRC</a></td></tr>
<tr class="separator:ga1254a295c48aad0636a84d4f4436d842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c2788b28bf5692abcff725440deffa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga08c2788b28bf5692abcff725440deffa">INT_T::IRQ30_SRC</a></td></tr>
<tr class="separator:ga08c2788b28bf5692abcff725440deffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777cef7eb301cf599462dea43bcae25"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad777cef7eb301cf599462dea43bcae25">INT_T::IRQ31_SRC</a></td></tr>
<tr class="separator:gad777cef7eb301cf599462dea43bcae25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878fc4cbd3657302d75216f058fdbd69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga878fc4cbd3657302d75216f058fdbd69">INT_T::NMI_SEL</a></td></tr>
<tr class="separator:ga878fc4cbd3657302d75216f058fdbd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0372b900bab9b46799863407354cc96"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae0372b900bab9b46799863407354cc96">INT_T::MCU_IRQ</a></td></tr>
<tr class="separator:gae0372b900bab9b46799863407354cc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c44c630b54e2df3bf779fca81ff37e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga98c44c630b54e2df3bf779fca81ff37e">SYS_T::PDID</a></td></tr>
<tr class="separator:ga98c44c630b54e2df3bf779fca81ff37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378aa7441637420df17bde686e165770"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga378aa7441637420df17bde686e165770">SYS_T::RSTSTS</a></td></tr>
<tr class="separator:ga378aa7441637420df17bde686e165770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8683a6bf8116c92108bbb38385942e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf8683a6bf8116c92108bbb38385942e0">SYS_T::IPRST1</a></td></tr>
<tr class="separator:gaf8683a6bf8116c92108bbb38385942e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fba5658eb489848ce7e205bb20cf4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga15fba5658eb489848ce7e205bb20cf4f">SYS_T::IPRST2</a></td></tr>
<tr class="separator:ga15fba5658eb489848ce7e205bb20cf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ba209e495bff5db1de35a39411cd68"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga89ba209e495bff5db1de35a39411cd68">SYS_T::MISCCTL</a></td></tr>
<tr class="separator:ga89ba209e495bff5db1de35a39411cd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3e3ddeb8141931780427b8358dc109"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gada3e3ddeb8141931780427b8358dc109">SYS_T::TEMPCTL</a></td></tr>
<tr class="separator:gada3e3ddeb8141931780427b8358dc109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b163f7063651f55407b0565f0a0294"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga74b163f7063651f55407b0565f0a0294">SYS_T::RCCFCTL</a></td></tr>
<tr class="separator:ga74b163f7063651f55407b0565f0a0294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a03e10c205b034173e15b13cf250c54"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9a03e10c205b034173e15b13cf250c54">SYS_T::GPA_MFPL</a></td></tr>
<tr class="separator:ga9a03e10c205b034173e15b13cf250c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b93ff188c442c3ad97b3e55b215b2b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga21b93ff188c442c3ad97b3e55b215b2b">SYS_T::GPA_MFPH</a></td></tr>
<tr class="separator:ga21b93ff188c442c3ad97b3e55b215b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54a1e3222a0f16f98af64069587b636"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf54a1e3222a0f16f98af64069587b636">SYS_T::GPB_MFPL</a></td></tr>
<tr class="separator:gaf54a1e3222a0f16f98af64069587b636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga44b4dcf365ceb2fe570865a5a6d4a0e6">SYS_T::GPB_MFPH</a></td></tr>
<tr class="separator:ga44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc350722fe458151421ed6a33471a7e8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacc350722fe458151421ed6a33471a7e8">SYS_T::GPC_MFPL</a></td></tr>
<tr class="separator:gacc350722fe458151421ed6a33471a7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc41156a35c42847828d926efd65b65f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gabc41156a35c42847828d926efd65b65f">SYS_T::GPC_MFPH</a></td></tr>
<tr class="separator:gabc41156a35c42847828d926efd65b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955475a9fe10d5a8b98cd8a509c21f9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga955475a9fe10d5a8b98cd8a509c21f9b">SYS_T::GPD_MFPL</a></td></tr>
<tr class="separator:ga955475a9fe10d5a8b98cd8a509c21f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb72336a6b365d90b2462a3ba2300c66"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadb72336a6b365d90b2462a3ba2300c66">SYS_T::GPD_MFPH</a></td></tr>
<tr class="separator:gadb72336a6b365d90b2462a3ba2300c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c990a849c14895d01f3c090c5062a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga78c990a849c14895d01f3c090c5062a2">SYS_T::GPE_MFPL</a></td></tr>
<tr class="separator:ga78c990a849c14895d01f3c090c5062a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03540e23beda3a30fe90e9aa839368b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf03540e23beda3a30fe90e9aa839368b">SYS_T::GPF_MFPL</a></td></tr>
<tr class="separator:gaf03540e23beda3a30fe90e9aa839368b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c4205ce6e8c27ddaca0493c99cdda5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga58c4205ce6e8c27ddaca0493c99cdda5">SYS_T::PORCTL</a></td></tr>
<tr class="separator:ga58c4205ce6e8c27ddaca0493c99cdda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ec534d4476785f80e2a0aabdefc3ec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa0ec534d4476785f80e2a0aabdefc3ec">SYS_T::BODCTL</a></td></tr>
<tr class="separator:gaa0ec534d4476785f80e2a0aabdefc3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7f9d4af3099e638570526cb6f40288"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3e7f9d4af3099e638570526cb6f40288">SYS_T::IVREFCTL</a></td></tr>
<tr class="separator:ga3e7f9d4af3099e638570526cb6f40288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c650811df004c108b12713f305990cf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8c650811df004c108b12713f305990cf">SYS_T::LDOCTL</a></td></tr>
<tr class="separator:ga8c650811df004c108b12713f305990cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5779721734662259349c703f7271a7f6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5779721734662259349c703f7271a7f6">SYS_T::BATDIVCTL</a></td></tr>
<tr class="separator:ga5779721734662259349c703f7271a7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3720cebf4699c1cad907df1df656e717"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3720cebf4699c1cad907df1df656e717">SYS_T::WKSTS</a></td></tr>
<tr class="separator:ga3720cebf4699c1cad907df1df656e717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cd396a53f67020d7e8c287ac28092a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa7cd396a53f67020d7e8c287ac28092a">SYS_T::IRC0TCTL</a></td></tr>
<tr class="separator:gaa7cd396a53f67020d7e8c287ac28092a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92fafebe5cf5b0d1f04ee4083ca0b3f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa92fafebe5cf5b0d1f04ee4083ca0b3f">SYS_T::IRC0TIEN</a></td></tr>
<tr class="separator:gaa92fafebe5cf5b0d1f04ee4083ca0b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7a286d6b10543711649f6e000af9b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gabc7a286d6b10543711649f6e000af9b8">SYS_T::IRC0TISTS</a></td></tr>
<tr class="separator:gabc7a286d6b10543711649f6e000af9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158f979f2a85d5a38ffe8f7f8bd43374"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga158f979f2a85d5a38ffe8f7f8bd43374">SYS_T::IRC1TCTL</a></td></tr>
<tr class="separator:ga158f979f2a85d5a38ffe8f7f8bd43374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25031d660098c457d75c0fc35435c898"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga25031d660098c457d75c0fc35435c898">SYS_T::IRC1TIEN</a></td></tr>
<tr class="separator:ga25031d660098c457d75c0fc35435c898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45400d7eda37292ca9e0437de46ed2ed"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga45400d7eda37292ca9e0437de46ed2ed">SYS_T::IRC1TISTS</a></td></tr>
<tr class="separator:ga45400d7eda37292ca9e0437de46ed2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c24b30f6065a4c23ec0231b964b90b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga35c24b30f6065a4c23ec0231b964b90b">SYS_T::MIRCTCTL</a></td></tr>
<tr class="separator:ga35c24b30f6065a4c23ec0231b964b90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7220555456cd728a11cf1211a07a60"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5b7220555456cd728a11cf1211a07a60">SYS_T::MIRCTIEN</a></td></tr>
<tr class="separator:ga5b7220555456cd728a11cf1211a07a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420a4c8e158647c949a51d2b8752906a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga420a4c8e158647c949a51d2b8752906a">SYS_T::MIRCTISTS</a></td></tr>
<tr class="separator:ga420a4c8e158647c949a51d2b8752906a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197e4fed077b77ad85d90e67954bfb2c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga197e4fed077b77ad85d90e67954bfb2c">SYS_T::REGLCTL</a></td></tr>
<tr class="separator:ga197e4fed077b77ad85d90e67954bfb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e788e5913f7ec9d0032950ce7af206"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga73e788e5913f7ec9d0032950ce7af206">SYS_T::RPDBCLK</a></td></tr>
<tr class="separator:ga73e788e5913f7ec9d0032950ce7af206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043e27c91826440621f653efb2a0b4ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga043e27c91826440621f653efb2a0b4ca">CLK_T::PWRCTL</a></td></tr>
<tr class="separator:ga043e27c91826440621f653efb2a0b4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91278c785d081e72e090c63624d05184"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga91278c785d081e72e090c63624d05184">CLK_T::AHBCLK</a></td></tr>
<tr class="separator:ga91278c785d081e72e090c63624d05184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6578e36d8280d7e3e71a60f440defc8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa6578e36d8280d7e3e71a60f440defc8">CLK_T::APBCLK</a></td></tr>
<tr class="separator:gaa6578e36d8280d7e3e71a60f440defc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71522f2190f0f02496f2f898a1d47fd7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga71522f2190f0f02496f2f898a1d47fd7">CLK_T::STATUS</a></td></tr>
<tr class="separator:ga71522f2190f0f02496f2f898a1d47fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cc9cc573d39acc7229c0a304e2fbde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga56cc9cc573d39acc7229c0a304e2fbde">CLK_T::CLKSEL0</a></td></tr>
<tr class="separator:ga56cc9cc573d39acc7229c0a304e2fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7a11873705bdb81268ad8ac2d6087f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3a7a11873705bdb81268ad8ac2d6087f">CLK_T::CLKSEL1</a></td></tr>
<tr class="separator:ga3a7a11873705bdb81268ad8ac2d6087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38ba89e15ce9e37866aff665694b613"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac38ba89e15ce9e37866aff665694b613">CLK_T::CLKSEL2</a></td></tr>
<tr class="separator:gac38ba89e15ce9e37866aff665694b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555bc6f1735813a86a2f33a16cfd3671"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga555bc6f1735813a86a2f33a16cfd3671">CLK_T::CLKDIV0</a></td></tr>
<tr class="separator:ga555bc6f1735813a86a2f33a16cfd3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6374d45ced73454be2859fed994e22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2d6374d45ced73454be2859fed994e22">CLK_T::CLKDIV1</a></td></tr>
<tr class="separator:ga2d6374d45ced73454be2859fed994e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38233aaa7c69463ab8e69a96e0f2c00"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf38233aaa7c69463ab8e69a96e0f2c00">CLK_T::PLLCTL</a></td></tr>
<tr class="separator:gaf38233aaa7c69463ab8e69a96e0f2c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27653b0bd33df5ceedb72452e673e884"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga27653b0bd33df5ceedb72452e673e884">CLK_T::CLKOCTL</a></td></tr>
<tr class="separator:ga27653b0bd33df5ceedb72452e673e884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2f4ba263a88e40457429e592c2257b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacf2f4ba263a88e40457429e592c2257b">CLK_T::WKINTSTS</a></td></tr>
<tr class="separator:gacf2f4ba263a88e40457429e592c2257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa900c34f2c40e94108d2074ab77500e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa900c34f2c40e94108d2074ab77500e6">CLK_T::APBDIV</a></td></tr>
<tr class="separator:gaa900c34f2c40e94108d2074ab77500e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf941e224cf881d201562a40749c260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaaf941e224cf881d201562a40749c260">CLK_T::CLKDCTL</a></td></tr>
<tr class="separator:gaaaf941e224cf881d201562a40749c260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ecb612d92eb926eacf9d845e06f2d4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae0ecb612d92eb926eacf9d845e06f2d4">CLK_T::CLKDIE</a></td></tr>
<tr class="separator:gae0ecb612d92eb926eacf9d845e06f2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26636be88874f58e2f098d4e7f705ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab26636be88874f58e2f098d4e7f705ab">CLK_T::CLKDSTS</a></td></tr>
<tr class="separator:gab26636be88874f58e2f098d4e7f705ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e792316aff2fca8e52e69bddb1447f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9e792316aff2fca8e52e69bddb1447f5">CLK_T::CDUPB</a></td></tr>
<tr class="separator:ga9e792316aff2fca8e52e69bddb1447f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7122e91679880ad8aa45e5781cbcda8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad7122e91679880ad8aa45e5781cbcda8">CLK_T::CDLOWB</a></td></tr>
<tr class="separator:gad7122e91679880ad8aa45e5781cbcda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9417e5f36c49c47f9daa77155b7b687"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae9417e5f36c49c47f9daa77155b7b687">FMC_T::ISPCTL</a></td></tr>
<tr class="separator:gae9417e5f36c49c47f9daa77155b7b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f3856febaa771dd514073d127d0f91"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga75f3856febaa771dd514073d127d0f91">FMC_T::ISPADDR</a></td></tr>
<tr class="separator:ga75f3856febaa771dd514073d127d0f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9c48d59719ca197e52d7eae9d26c6600">FMC_T::ISPDAT</a></td></tr>
<tr class="separator:ga9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga095e1f869199de86a9f56bcaae06ea69">FMC_T::ISPCMD</a></td></tr>
<tr class="separator:ga095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga172d47d716db9a6a91f01d0c63fae006">FMC_T::ISPTRG</a></td></tr>
<tr class="separator:ga172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d16097395a054eb4d52bc7ac9b6f943"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9d16097395a054eb4d52bc7ac9b6f943">FMC_T::DFBA</a></td></tr>
<tr class="separator:ga9d16097395a054eb4d52bc7ac9b6f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06afdd4c3b46686055db7232a9849322"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga06afdd4c3b46686055db7232a9849322">FMC_T::FTCTL</a></td></tr>
<tr class="separator:ga06afdd4c3b46686055db7232a9849322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4e93377445909cf29c19efd1897cc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6f4e93377445909cf29c19efd1897cc2">FMC_T::ISPSTS</a></td></tr>
<tr class="separator:ga6f4e93377445909cf29c19efd1897cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a38e202e5b2b35faf73800b0cf2e71"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf6a38e202e5b2b35faf73800b0cf2e71">FMC_T::KEY0</a></td></tr>
<tr class="separator:gaf6a38e202e5b2b35faf73800b0cf2e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cfde3d652795afb59f62d34cae4e6f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga05cfde3d652795afb59f62d34cae4e6f">FMC_T::KEY1</a></td></tr>
<tr class="separator:ga05cfde3d652795afb59f62d34cae4e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae619984779b493f0847b82f4aa218805"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae619984779b493f0847b82f4aa218805">FMC_T::KEY2</a></td></tr>
<tr class="separator:gae619984779b493f0847b82f4aa218805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8366bfdf49b1716eab9f3fd7f638bed9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8366bfdf49b1716eab9f3fd7f638bed9">FMC_T::KEYTRG</a></td></tr>
<tr class="separator:ga8366bfdf49b1716eab9f3fd7f638bed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccdde84cf1ee96eb026ff4cf0ad5d71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4ccdde84cf1ee96eb026ff4cf0ad5d71">FMC_T::KEYSTS</a></td></tr>
<tr class="separator:ga4ccdde84cf1ee96eb026ff4cf0ad5d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabdbb3a8c0bc899071db16378fac190"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaeabdbb3a8c0bc899071db16378fac190">FMC_T::KECNT</a></td></tr>
<tr class="separator:gaeabdbb3a8c0bc899071db16378fac190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95629c348cada36e1dabed18b0d4ec4a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga95629c348cada36e1dabed18b0d4ec4a">FMC_T::KPCNT</a></td></tr>
<tr class="separator:ga95629c348cada36e1dabed18b0d4ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781796564afa8436d6075e6e4c7dbb3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5781796564afa8436d6075e6e4c7dbb3">GPIO_T::MODE</a></td></tr>
<tr class="separator:ga5781796564afa8436d6075e6e4c7dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e03ea04c822d32f707ce8d5376ee051"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3e03ea04c822d32f707ce8d5376ee051">GPIO_T::DINOFF</a></td></tr>
<tr class="separator:ga3e03ea04c822d32f707ce8d5376ee051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fcd07d7ba730b38ef79cccbf8faad7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga93fcd07d7ba730b38ef79cccbf8faad7">GPIO_T::DOUT</a></td></tr>
<tr class="separator:ga93fcd07d7ba730b38ef79cccbf8faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5722408080d2975102c13912e18e3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5b5722408080d2975102c13912e18e3d">GPIO_T::DATMSK</a></td></tr>
<tr class="separator:ga5b5722408080d2975102c13912e18e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717d5dd5b020c3b7c41a338ead1defe2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga717d5dd5b020c3b7c41a338ead1defe2">GPIO_T::PIN</a></td></tr>
<tr class="separator:ga717d5dd5b020c3b7c41a338ead1defe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a93cad44a3ff3c5f14ae8524f057311"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4a93cad44a3ff3c5f14ae8524f057311">GPIO_T::DBEN</a></td></tr>
<tr class="separator:ga4a93cad44a3ff3c5f14ae8524f057311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2a3e05f14e8b636392f403d091f48c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7c2a3e05f14e8b636392f403d091f48c">GPIO_T::INTTYPE</a></td></tr>
<tr class="separator:ga7c2a3e05f14e8b636392f403d091f48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0c6390edd9eca833ed915a23b5c0aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9a0c6390edd9eca833ed915a23b5c0aa">GPIO_T::INTEN</a></td></tr>
<tr class="separator:ga9a0c6390edd9eca833ed915a23b5c0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4cd8191565b69ec9a7131b093927ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacd4cd8191565b69ec9a7131b093927ca">GPIO_T::INTSRC</a></td></tr>
<tr class="separator:gacd4cd8191565b69ec9a7131b093927ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7de9744cc34defccbc47c47c5e18b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2c7de9744cc34defccbc47c47c5e18b8">GPIO_T::PUEN</a></td></tr>
<tr class="separator:ga2c7de9744cc34defccbc47c47c5e18b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2badb65490f4a6878b7fe88cf577c73"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac2badb65490f4a6878b7fe88cf577c73">GPIO_T::INTSTS</a></td></tr>
<tr class="separator:gac2badb65490f4a6878b7fe88cf577c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308018f3f9e0223411e8f8351944c4f8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga308018f3f9e0223411e8f8351944c4f8">GP_DB_T::DBCTL</a></td></tr>
<tr class="separator:ga308018f3f9e0223411e8f8351944c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d6a33f203ec917dfebef9fe07aa4b3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga86d6a33f203ec917dfebef9fe07aa4b3">PDMA_CH_T::CTLn</a></td></tr>
<tr class="separator:ga86d6a33f203ec917dfebef9fe07aa4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f753c6da15f274282022fb1775d59e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga28f753c6da15f274282022fb1775d59e">PDMA_CH_T::SAn</a></td></tr>
<tr class="separator:ga28f753c6da15f274282022fb1775d59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e525124ec4de2bfcdf770e47c2a511"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf0e525124ec4de2bfcdf770e47c2a511">PDMA_CH_T::DAn</a></td></tr>
<tr class="separator:gaf0e525124ec4de2bfcdf770e47c2a511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da5f81d90cb4cb5d0853bf2b58b8aeb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4da5f81d90cb4cb5d0853bf2b58b8aeb">PDMA_CH_T::CNTn</a></td></tr>
<tr class="separator:ga4da5f81d90cb4cb5d0853bf2b58b8aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab1e79027763b85d0f8b1bf6f3d3416"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3ab1e79027763b85d0f8b1bf6f3d3416">PDMA_CH_T::CSAn</a></td></tr>
<tr class="separator:ga3ab1e79027763b85d0f8b1bf6f3d3416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa899d6ccf64820728d71285d8e165673"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa899d6ccf64820728d71285d8e165673">PDMA_CH_T::CDAn</a></td></tr>
<tr class="separator:gaa899d6ccf64820728d71285d8e165673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048d4ac041872b37736ef47d9a8b42c9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga048d4ac041872b37736ef47d9a8b42c9">PDMA_CH_T::CCNTn</a></td></tr>
<tr class="separator:ga048d4ac041872b37736ef47d9a8b42c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8aa324f0b0fa6effbb64652973d0432"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab8aa324f0b0fa6effbb64652973d0432">PDMA_CH_T::INTENn</a></td></tr>
<tr class="separator:gab8aa324f0b0fa6effbb64652973d0432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8617953b80b4b9547943acd132e3c91c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8617953b80b4b9547943acd132e3c91c">PDMA_CH_T::INTSTSn</a></td></tr>
<tr class="separator:ga8617953b80b4b9547943acd132e3c91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b7df02087177a0a77d3d999fb1477f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga96b7df02087177a0a77d3d999fb1477f">PDMA_CH_T::TOCn</a></td></tr>
<tr class="separator:ga96b7df02087177a0a77d3d999fb1477f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866ac85ee6467a60cc37822d1e57111c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga866ac85ee6467a60cc37822d1e57111c">DMA_CRC_T::CTL</a></td></tr>
<tr class="separator:ga866ac85ee6467a60cc37822d1e57111c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b047eb115aae73fb33e3ac1bb01d3c3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6b047eb115aae73fb33e3ac1bb01d3c3">DMA_CRC_T::DMASA</a></td></tr>
<tr class="separator:ga6b047eb115aae73fb33e3ac1bb01d3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ceefa6056205592cb59f27e1bed42d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga59ceefa6056205592cb59f27e1bed42d">DMA_CRC_T::DMABCNT</a></td></tr>
<tr class="separator:ga59ceefa6056205592cb59f27e1bed42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96642582854dcc9df8f89a574d948916"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga96642582854dcc9df8f89a574d948916">DMA_CRC_T::DMACSA</a></td></tr>
<tr class="separator:ga96642582854dcc9df8f89a574d948916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a208bbd118e8214cd38dcf5ebc75f0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga99a208bbd118e8214cd38dcf5ebc75f0">DMA_CRC_T::DMACBCNT</a></td></tr>
<tr class="separator:ga99a208bbd118e8214cd38dcf5ebc75f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7914ea82ede4c8f9c60dc3c5ac60aeb9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7914ea82ede4c8f9c60dc3c5ac60aeb9">DMA_CRC_T::DMAINTEN</a></td></tr>
<tr class="separator:ga7914ea82ede4c8f9c60dc3c5ac60aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab1069f516df58ef7a299957d554890b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaab1069f516df58ef7a299957d554890b">DMA_CRC_T::DMAISTS</a></td></tr>
<tr class="separator:gaab1069f516df58ef7a299957d554890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9de70384fec0101d51329adc4dbf2d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad9de70384fec0101d51329adc4dbf2d2">DMA_CRC_T::DAT</a></td></tr>
<tr class="separator:gad9de70384fec0101d51329adc4dbf2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1e8b064e599e355b5bddced055be53"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9b1e8b064e599e355b5bddced055be53">DMA_CRC_T::SEED</a></td></tr>
<tr class="separator:ga9b1e8b064e599e355b5bddced055be53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26062aa6c08f84ed0deab3dca555b0a0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga26062aa6c08f84ed0deab3dca555b0a0">DMA_CRC_T::CHECKSUM</a></td></tr>
<tr class="separator:ga26062aa6c08f84ed0deab3dca555b0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7996cbb5c4ab23948e62f5da54f96ff6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7996cbb5c4ab23948e62f5da54f96ff6">DMA_GCR_T::GCTL</a></td></tr>
<tr class="separator:ga7996cbb5c4ab23948e62f5da54f96ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70144f119904060309d95f04afe8c8d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga70144f119904060309d95f04afe8c8d5">DMA_GCR_T::REQSEL0</a></td></tr>
<tr class="separator:ga70144f119904060309d95f04afe8c8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270a3c8ffa7d7f9969a90edeb8a831e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga270a3c8ffa7d7f9969a90edeb8a831e5">DMA_GCR_T::REQSEL1</a></td></tr>
<tr class="separator:ga270a3c8ffa7d7f9969a90edeb8a831e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab12a8d27f4552f22713659db18b1643"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaab12a8d27f4552f22713659db18b1643">DMA_GCR_T::GINTSTS</a></td></tr>
<tr class="separator:gaab12a8d27f4552f22713659db18b1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864eb3cd83034391eb171fb7ff8ee414"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga864eb3cd83034391eb171fb7ff8ee414">TIMER_T::CTL</a></td></tr>
<tr class="separator:ga864eb3cd83034391eb171fb7ff8ee414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45dc76548149714d9e51b8d65f18619"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac45dc76548149714d9e51b8d65f18619">TIMER_T::PRECNT</a></td></tr>
<tr class="separator:gac45dc76548149714d9e51b8d65f18619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da7c1248264148917d20a6c088a798b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7da7c1248264148917d20a6c088a798b">TIMER_T::CMP</a></td></tr>
<tr class="separator:ga7da7c1248264148917d20a6c088a798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ad9e60b4e68e09414d4e0567da065"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadc2ad9e60b4e68e09414d4e0567da065">TIMER_T::INTEN</a></td></tr>
<tr class="separator:gadc2ad9e60b4e68e09414d4e0567da065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f4013b18574183c6e2f05351bdf93f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga28f4013b18574183c6e2f05351bdf93f">TIMER_T::INTSTS</a></td></tr>
<tr class="separator:ga28f4013b18574183c6e2f05351bdf93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ba8611ea15b2d559ef0efb5837297f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga02ba8611ea15b2d559ef0efb5837297f">TIMER_T::CNT</a></td></tr>
<tr class="separator:ga02ba8611ea15b2d559ef0efb5837297f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d73d586c19f48b249c87babd4ae4cf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga81d73d586c19f48b249c87babd4ae4cf">TIMER_T::CAP</a></td></tr>
<tr class="separator:ga81d73d586c19f48b249c87babd4ae4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b876e05d9c9cd6163347373b497a04"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab6b876e05d9c9cd6163347373b497a04">TIMER_T::ECTL</a></td></tr>
<tr class="separator:gab6b876e05d9c9cd6163347373b497a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a90c5e2b926e73501f62fd147c8ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga821a90c5e2b926e73501f62fd147c8ee">PWM_T::CTL0</a></td></tr>
<tr class="separator:ga821a90c5e2b926e73501f62fd147c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8734edcbe0ca925823e087d1873822f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac8734edcbe0ca925823e087d1873822f">PWM_T::CTL1</a></td></tr>
<tr class="separator:gac8734edcbe0ca925823e087d1873822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d6c901c2d03aebd097f6ddd5027abf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga26d6c901c2d03aebd097f6ddd5027abf">PWM_T::CLKSRC</a></td></tr>
<tr class="separator:ga26d6c901c2d03aebd097f6ddd5027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a66830d3ba82cabd388a5296234b75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga45a66830d3ba82cabd388a5296234b75">PWM_T::CLKPSC0_1</a></td></tr>
<tr class="separator:ga45a66830d3ba82cabd388a5296234b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924291c7424853566d0143c4f3720bf9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga924291c7424853566d0143c4f3720bf9">PWM_T::CLKPSC2_3</a></td></tr>
<tr class="separator:ga924291c7424853566d0143c4f3720bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9b2e663c3c0aa2ab901db7c7889a29c6">PWM_T::CLKPSC4_5</a></td></tr>
<tr class="separator:ga9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff9223b5a31e3a1d467e63bfd815a41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0ff9223b5a31e3a1d467e63bfd815a41">PWM_T::CNTEN</a></td></tr>
<tr class="separator:ga0ff9223b5a31e3a1d467e63bfd815a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4007af1d755886a77159920ae02faae1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4007af1d755886a77159920ae02faae1">PWM_T::CNTCLR</a></td></tr>
<tr class="separator:ga4007af1d755886a77159920ae02faae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202c954f8791685be52b3e3762c45981"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga202c954f8791685be52b3e3762c45981">PWM_T::PERIOD</a> [6]</td></tr>
<tr class="separator:ga202c954f8791685be52b3e3762c45981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864f66b5bd55e4c77eb26681f468939b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga864f66b5bd55e4c77eb26681f468939b">PWM_T::CMPDAT</a> [6]</td></tr>
<tr class="separator:ga864f66b5bd55e4c77eb26681f468939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50db6d60a967ced42553c6891afe96c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga50db6d60a967ced42553c6891afe96c5">PWM_T::DTCTL0_1</a></td></tr>
<tr class="separator:ga50db6d60a967ced42553c6891afe96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c133caa64fc83eb3e27d1d2b64f229"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga05c133caa64fc83eb3e27d1d2b64f229">PWM_T::DTCTL2_3</a></td></tr>
<tr class="separator:ga05c133caa64fc83eb3e27d1d2b64f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac85500ab02cff9a079daca62dc6badd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaac85500ab02cff9a079daca62dc6badd">PWM_T::DTCTL4_5</a></td></tr>
<tr class="separator:gaac85500ab02cff9a079daca62dc6badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00dc00899d9865b98a341e81f2076a79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga00dc00899d9865b98a341e81f2076a79">PWM_T::CNT</a> [6]</td></tr>
<tr class="separator:ga00dc00899d9865b98a341e81f2076a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d456e4072779cc6aa5cceeff6a9ff20"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3d456e4072779cc6aa5cceeff6a9ff20">PWM_T::WGCTL0</a></td></tr>
<tr class="separator:ga3d456e4072779cc6aa5cceeff6a9ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga86ecc2b0af47fd6523fac5bfff8ac7d5">PWM_T::WGCTL1</a></td></tr>
<tr class="separator:ga86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc91ba325591a97a296d44fc8289c42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5dc91ba325591a97a296d44fc8289c42">PWM_T::MSKEN</a></td></tr>
<tr class="separator:ga5dc91ba325591a97a296d44fc8289c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8439097ba3a140a30780629ca61cda0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac8439097ba3a140a30780629ca61cda0">PWM_T::MSK</a></td></tr>
<tr class="separator:gac8439097ba3a140a30780629ca61cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a4f97fbd78ae3b86d953cc3da35829"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab2a4f97fbd78ae3b86d953cc3da35829">PWM_T::BNF</a></td></tr>
<tr class="separator:gab2a4f97fbd78ae3b86d953cc3da35829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacef58982226833de1b5e20038e54bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaeacef58982226833de1b5e20038e54bd">PWM_T::FAILBRK</a></td></tr>
<tr class="separator:gaeacef58982226833de1b5e20038e54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6e9eeb6b8f93088f3243893680d2b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaed6e9eeb6b8f93088f3243893680d2b2">PWM_T::BRKCTL0_1</a></td></tr>
<tr class="separator:gaed6e9eeb6b8f93088f3243893680d2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab68dc8964e84f3ba77a6a1629a59d0b7">PWM_T::BRKCTL2_3</a></td></tr>
<tr class="separator:gab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5683fe577c4a1746d9f8c58c233eee6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf5683fe577c4a1746d9f8c58c233eee6">PWM_T::BRKCTL4_5</a></td></tr>
<tr class="separator:gaf5683fe577c4a1746d9f8c58c233eee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738ef7c37c381cac7b9caa2e7b213cbd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga738ef7c37c381cac7b9caa2e7b213cbd">PWM_T::POLCTL</a></td></tr>
<tr class="separator:ga738ef7c37c381cac7b9caa2e7b213cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd72c2f40f9a86a1170a668d49e8d1de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadd72c2f40f9a86a1170a668d49e8d1de">PWM_T::POEN</a></td></tr>
<tr class="separator:gadd72c2f40f9a86a1170a668d49e8d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819451e5352edaf9bc71ef417fc0ece9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga819451e5352edaf9bc71ef417fc0ece9">PWM_T::SWBRK</a></td></tr>
<tr class="separator:ga819451e5352edaf9bc71ef417fc0ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81295b1746685a75014c3e12f4e9b0f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga81295b1746685a75014c3e12f4e9b0f7">PWM_T::INTEN0</a></td></tr>
<tr class="separator:ga81295b1746685a75014c3e12f4e9b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d4a93fadbc005cf8c56c8816b4f412"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga40d4a93fadbc005cf8c56c8816b4f412">PWM_T::INTEN1</a></td></tr>
<tr class="separator:ga40d4a93fadbc005cf8c56c8816b4f412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41061229cc18a31f1af6b34efcbbf7d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga41061229cc18a31f1af6b34efcbbf7d2">PWM_T::INTSTS0</a></td></tr>
<tr class="separator:ga41061229cc18a31f1af6b34efcbbf7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fcc3e96ee7b50286d6bb90347ce006d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6fcc3e96ee7b50286d6bb90347ce006d">PWM_T::INTSTS1</a></td></tr>
<tr class="separator:ga6fcc3e96ee7b50286d6bb90347ce006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a582020b9a5caa5a6c50c01e2f2e11e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4a582020b9a5caa5a6c50c01e2f2e11e">PWM_T::ADCTS0</a></td></tr>
<tr class="separator:ga4a582020b9a5caa5a6c50c01e2f2e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0516822249904f4da3494940bcc32b0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae0516822249904f4da3494940bcc32b0">PWM_T::ADCTS1</a></td></tr>
<tr class="separator:gae0516822249904f4da3494940bcc32b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24a4984d3dce9abc590b7cad5900e48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae24a4984d3dce9abc590b7cad5900e48">PWM_T::STATUS</a></td></tr>
<tr class="separator:gae24a4984d3dce9abc590b7cad5900e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace893922d71126f754f2d24966ade1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaace893922d71126f754f2d24966ade1">PWM_T::CAPINEN</a></td></tr>
<tr class="separator:gaaace893922d71126f754f2d24966ade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f46a75a6d281447f0944832bc249e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae6f46a75a6d281447f0944832bc249e7">PWM_T::CAPCTL</a></td></tr>
<tr class="separator:gae6f46a75a6d281447f0944832bc249e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6473ad99a80b36a98b3076d5396e6be3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6473ad99a80b36a98b3076d5396e6be3">PWM_T::CAPSTS</a></td></tr>
<tr class="separator:ga6473ad99a80b36a98b3076d5396e6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe35889a69ad184c9f23baac4a12c437"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafe35889a69ad184c9f23baac4a12c437">PWM_T::RCAPDAT0</a></td></tr>
<tr class="separator:gafe35889a69ad184c9f23baac4a12c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e6b60f0c2684451ae1093ff679b322"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga69e6b60f0c2684451ae1093ff679b322">PWM_T::FCAPDAT0</a></td></tr>
<tr class="separator:ga69e6b60f0c2684451ae1093ff679b322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2feccde3d97892891636b2edb7add6f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab2feccde3d97892891636b2edb7add6f">PWM_T::RCAPDAT1</a></td></tr>
<tr class="separator:gab2feccde3d97892891636b2edb7add6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9f54ed67a0de344d2c6e229bb62984"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5a9f54ed67a0de344d2c6e229bb62984">PWM_T::FCAPDAT1</a></td></tr>
<tr class="separator:ga5a9f54ed67a0de344d2c6e229bb62984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a99233be49df8c19d560efc67d98cdb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3a99233be49df8c19d560efc67d98cdb">PWM_T::RCAPDAT2</a></td></tr>
<tr class="separator:ga3a99233be49df8c19d560efc67d98cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0387603298674ba86be0888064011898"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0387603298674ba86be0888064011898">PWM_T::FCAPDAT2</a></td></tr>
<tr class="separator:ga0387603298674ba86be0888064011898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3d5d7861fd3fffb3882fc40a531a4d3e">PWM_T::RCAPDAT3</a></td></tr>
<tr class="separator:ga3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eae9cbc635515200cc6b8a2eeaed96a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2eae9cbc635515200cc6b8a2eeaed96a">PWM_T::FCAPDAT3</a></td></tr>
<tr class="separator:ga2eae9cbc635515200cc6b8a2eeaed96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f95572cb243c4a5c68bd52e620376e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga71f95572cb243c4a5c68bd52e620376e">PWM_T::RCAPDAT4</a></td></tr>
<tr class="separator:ga71f95572cb243c4a5c68bd52e620376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae47d1b57ef9ab854f70801b38e9e7cd1">PWM_T::FCAPDAT4</a></td></tr>
<tr class="separator:gae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140a33cdb94409cbdbf47a4b63018efd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga140a33cdb94409cbdbf47a4b63018efd">PWM_T::RCAPDAT5</a></td></tr>
<tr class="separator:ga140a33cdb94409cbdbf47a4b63018efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6343a4665735a9e16d8ff6de01efbf7e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6343a4665735a9e16d8ff6de01efbf7e">PWM_T::FCAPDAT5</a></td></tr>
<tr class="separator:ga6343a4665735a9e16d8ff6de01efbf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada79982ad7c3aeffd775a871522dcf6b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gada79982ad7c3aeffd775a871522dcf6b">PWM_T::CAPIEN</a></td></tr>
<tr class="separator:gada79982ad7c3aeffd775a871522dcf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64670f0f479029c3b9fc68c27b78b49b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga64670f0f479029c3b9fc68c27b78b49b">PWM_T::CAPIF</a></td></tr>
<tr class="separator:ga64670f0f479029c3b9fc68c27b78b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248fedf80f4f0cb4e21940ed3e486b26"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga248fedf80f4f0cb4e21940ed3e486b26">PWM_T::SELFTEST</a></td></tr>
<tr class="separator:ga248fedf80f4f0cb4e21940ed3e486b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8df0aca25a2623475d63067ab0d9b46"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab8df0aca25a2623475d63067ab0d9b46">PWM_T::PBUF0</a></td></tr>
<tr class="separator:gab8df0aca25a2623475d63067ab0d9b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c3ae3b52951efd21edba7e1b494e3d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae1c3ae3b52951efd21edba7e1b494e3d">PWM_T::PBUF2</a></td></tr>
<tr class="separator:gae1c3ae3b52951efd21edba7e1b494e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130a64ec8edcf3cf8701f27ea1c8a350"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga130a64ec8edcf3cf8701f27ea1c8a350">PWM_T::PBUF4</a></td></tr>
<tr class="separator:ga130a64ec8edcf3cf8701f27ea1c8a350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8196cda59f2e003823d4f042a2a82b62"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8196cda59f2e003823d4f042a2a82b62">PWM_T::CMPBUF0</a></td></tr>
<tr class="separator:ga8196cda59f2e003823d4f042a2a82b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba978d8268696024a8e4a731621c664"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2ba978d8268696024a8e4a731621c664">PWM_T::CMPBUF1</a></td></tr>
<tr class="separator:ga2ba978d8268696024a8e4a731621c664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62827975e9e0eda41c287551b62f926a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga62827975e9e0eda41c287551b62f926a">PWM_T::CMPBUF2</a></td></tr>
<tr class="separator:ga62827975e9e0eda41c287551b62f926a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57db05b384c629885d04fe2244e693ec"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga57db05b384c629885d04fe2244e693ec">PWM_T::CMPBUF3</a></td></tr>
<tr class="separator:ga57db05b384c629885d04fe2244e693ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d01eeab484cf7c1e2cbed67c0e19db"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae6d01eeab484cf7c1e2cbed67c0e19db">PWM_T::CMPBUF4</a></td></tr>
<tr class="separator:gae6d01eeab484cf7c1e2cbed67c0e19db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa477b001a556263cdc12a379be005016"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa477b001a556263cdc12a379be005016">PWM_T::CMPBUF5</a></td></tr>
<tr class="separator:gaa477b001a556263cdc12a379be005016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda8c6adbe3d0f31f2d8422311899d1e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadda8c6adbe3d0f31f2d8422311899d1e">WDT_T::CTL</a></td></tr>
<tr class="separator:gadda8c6adbe3d0f31f2d8422311899d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ef688d619e29505f2b8ad1e3a6db35"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga29ef688d619e29505f2b8ad1e3a6db35">WDT_T::INTEN</a></td></tr>
<tr class="separator:ga29ef688d619e29505f2b8ad1e3a6db35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c9c5b2de04e1f289ee6f3d0e0cb2bf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac8c9c5b2de04e1f289ee6f3d0e0cb2bf">WDT_T::STATUS</a></td></tr>
<tr class="separator:gac8c9c5b2de04e1f289ee6f3d0e0cb2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab697bbf6d7590b4e5080786b3e716c1c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab697bbf6d7590b4e5080786b3e716c1c">WWDT_T::RLDCNT</a></td></tr>
<tr class="separator:gab697bbf6d7590b4e5080786b3e716c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82f14b2e02f4f63afd0b12ba571bca4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac82f14b2e02f4f63afd0b12ba571bca4">WWDT_T::CTL</a></td></tr>
<tr class="separator:gac82f14b2e02f4f63afd0b12ba571bca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960712b6ea27a0fbf062b4dbedf25860"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga960712b6ea27a0fbf062b4dbedf25860">WWDT_T::INTEN</a></td></tr>
<tr class="separator:ga960712b6ea27a0fbf062b4dbedf25860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984ebe7db34039accdc64260906e306b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga984ebe7db34039accdc64260906e306b">WWDT_T::STATUS</a></td></tr>
<tr class="separator:ga984ebe7db34039accdc64260906e306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f4cf53ee26f1dd8d461f16a248690f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga81f4cf53ee26f1dd8d461f16a248690f">WWDT_T::CNT</a></td></tr>
<tr class="separator:ga81f4cf53ee26f1dd8d461f16a248690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8">RTC_T::INIT</a></td></tr>
<tr class="separator:ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7a6d4158d3a8e69d4ce15f06bb87cf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3c7a6d4158d3a8e69d4ce15f06bb87cf">RTC_T::RWEN</a></td></tr>
<tr class="separator:ga3c7a6d4158d3a8e69d4ce15f06bb87cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8e3b8ff938ef0d9ba784dca5888120"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3c8e3b8ff938ef0d9ba784dca5888120">RTC_T::FREQADJ</a></td></tr>
<tr class="separator:ga3c8e3b8ff938ef0d9ba784dca5888120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ffd2cef1a3f0c22249631a99342b90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac0ffd2cef1a3f0c22249631a99342b90">RTC_T::TIME</a></td></tr>
<tr class="separator:gac0ffd2cef1a3f0c22249631a99342b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbba0bdf88960e57e9e8dc54b85f1ac9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gacbba0bdf88960e57e9e8dc54b85f1ac9">RTC_T::CAL</a></td></tr>
<tr class="separator:gacbba0bdf88960e57e9e8dc54b85f1ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b98d82e1fdaea74089b5116e076d97d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0b98d82e1fdaea74089b5116e076d97d">RTC_T::CLKFMT</a></td></tr>
<tr class="separator:ga0b98d82e1fdaea74089b5116e076d97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada72cda64631d0c05899316cc792cc3e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gada72cda64631d0c05899316cc792cc3e">RTC_T::WEEKDAY</a></td></tr>
<tr class="separator:gada72cda64631d0c05899316cc792cc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4e39c8725333bf17cbece744b465c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaae4e39c8725333bf17cbece744b465c6">RTC_T::TALM</a></td></tr>
<tr class="separator:gaae4e39c8725333bf17cbece744b465c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07cf89c2565dbebc0764fa684639388"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab07cf89c2565dbebc0764fa684639388">RTC_T::CALM</a></td></tr>
<tr class="separator:gab07cf89c2565dbebc0764fa684639388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c9f364107138b9ec8a4734656dc82b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa8c9f364107138b9ec8a4734656dc82b">RTC_T::LEAPYEAR</a></td></tr>
<tr class="separator:gaa8c9f364107138b9ec8a4734656dc82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8386f05c974ad78ad2f116447dc111a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab8386f05c974ad78ad2f116447dc111a">RTC_T::INTEN</a></td></tr>
<tr class="separator:gab8386f05c974ad78ad2f116447dc111a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5272ebbbabfb3fa227985f2eee2f5a83"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5272ebbbabfb3fa227985f2eee2f5a83">RTC_T::INTSTS</a></td></tr>
<tr class="separator:ga5272ebbbabfb3fa227985f2eee2f5a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bfcd5030302d72cdd282c1ab945362"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad4bfcd5030302d72cdd282c1ab945362">RTC_T::TICK</a></td></tr>
<tr class="separator:gad4bfcd5030302d72cdd282c1ab945362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753fc35db3871717bb3c97536b2294ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga753fc35db3871717bb3c97536b2294ca">RTC_T::TAMSK</a></td></tr>
<tr class="separator:ga753fc35db3871717bb3c97536b2294ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427af492e813f70670fd5e430190e049"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga427af492e813f70670fd5e430190e049">RTC_T::CAMSK</a></td></tr>
<tr class="separator:ga427af492e813f70670fd5e430190e049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad89d6e1ec7ba24ebe377b42acb88bda"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaad89d6e1ec7ba24ebe377b42acb88bda">RTC_T::SPRCTL</a></td></tr>
<tr class="separator:gaad89d6e1ec7ba24ebe377b42acb88bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f4c258b60fd72af4a6474e18b397bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab4f4c258b60fd72af4a6474e18b397bd">RTC_T::SPR</a> [5]</td></tr>
<tr class="separator:gab4f4c258b60fd72af4a6474e18b397bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2777cbf948e62a67a7ce9d80d2b5e37d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2777cbf948e62a67a7ce9d80d2b5e37d">RTC_T::LXTCTL</a></td></tr>
<tr class="separator:ga2777cbf948e62a67a7ce9d80d2b5e37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5daf37838e6745d0b7cd1d91b14a0764"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5daf37838e6745d0b7cd1d91b14a0764">RTC_T::LXTOCTL</a></td></tr>
<tr class="separator:ga5daf37838e6745d0b7cd1d91b14a0764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369111932acb2dec07748d4175e21d55"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga369111932acb2dec07748d4175e21d55">RTC_T::LXTICTL</a></td></tr>
<tr class="separator:ga369111932acb2dec07748d4175e21d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc6443280049adc1f9247700ead5d0a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2fc6443280049adc1f9247700ead5d0a">RTC_T::TAMPCTL</a></td></tr>
<tr class="separator:ga2fc6443280049adc1f9247700ead5d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c351509c0f3e0b134302b777f5dfb0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga96c351509c0f3e0b134302b777f5dfb0">RTC_T::MISCCTL</a></td></tr>
<tr class="separator:ga96c351509c0f3e0b134302b777f5dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6f92555f0223a7cf1b7f28d62a63f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga02b6f92555f0223a7cf1b7f28d62a63f">UART_T::DAT</a></td></tr>
<tr class="separator:ga02b6f92555f0223a7cf1b7f28d62a63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e93f197d9ca7147675afba211e2f66"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac2e93f197d9ca7147675afba211e2f66">UART_T::CTRL</a></td></tr>
<tr class="separator:gac2e93f197d9ca7147675afba211e2f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabb58cc2e95cfafa6b62518953d37aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafabb58cc2e95cfafa6b62518953d37aa">UART_T::LINE</a></td></tr>
<tr class="separator:gafabb58cc2e95cfafa6b62518953d37aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf055aeb3159102df9c35e5fc62359c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0cf055aeb3159102df9c35e5fc62359c">UART_T::INTEN</a></td></tr>
<tr class="separator:ga0cf055aeb3159102df9c35e5fc62359c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada15f66e56e66795932cb68174048260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gada15f66e56e66795932cb68174048260">UART_T::INTSTS</a></td></tr>
<tr class="separator:gada15f66e56e66795932cb68174048260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0385bb54fc0aa8cfedbb3a51aabbd201"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0385bb54fc0aa8cfedbb3a51aabbd201">UART_T::TRSR</a></td></tr>
<tr class="separator:ga0385bb54fc0aa8cfedbb3a51aabbd201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e343a39888f896bb89cb13a6cd56e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga13e343a39888f896bb89cb13a6cd56e6">UART_T::FIFOSTS</a></td></tr>
<tr class="separator:ga13e343a39888f896bb89cb13a6cd56e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38873ff3f8930d902c756500ec1eb4a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa38873ff3f8930d902c756500ec1eb4a">UART_T::MODEM</a></td></tr>
<tr class="separator:gaa38873ff3f8930d902c756500ec1eb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccaf08eb25ede5ba592d720ef865d93"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gabccaf08eb25ede5ba592d720ef865d93">UART_T::TOUT</a></td></tr>
<tr class="separator:gabccaf08eb25ede5ba592d720ef865d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60210f63317de5a3432d775dbc4c9209"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga60210f63317de5a3432d775dbc4c9209">UART_T::BAUD</a></td></tr>
<tr class="separator:ga60210f63317de5a3432d775dbc4c9209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01ae1a9bbaa02f54a6e7cc944450b62"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac01ae1a9bbaa02f54a6e7cc944450b62">UART_T::IRDA</a></td></tr>
<tr class="separator:gac01ae1a9bbaa02f54a6e7cc944450b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252c7acfa6d3c8de8524c72fc78d76f1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga252c7acfa6d3c8de8524c72fc78d76f1">UART_T::ALTCTL</a></td></tr>
<tr class="separator:ga252c7acfa6d3c8de8524c72fc78d76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1259d698217673bdf587e52f022961"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5f1259d698217673bdf587e52f022961">UART_T::FUNCSEL</a></td></tr>
<tr class="separator:ga5f1259d698217673bdf587e52f022961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddee961c3642852f960bb426edc59515"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaddee961c3642852f960bb426edc59515">UART_T::BRCOMPAT</a></td></tr>
<tr class="separator:gaddee961c3642852f960bb426edc59515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a08d918703ebf59b9411bb75630d571"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7a08d918703ebf59b9411bb75630d571">UART_T::WKUPEN</a></td></tr>
<tr class="separator:ga7a08d918703ebf59b9411bb75630d571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9dde4f2d0c4c58d5042a48da1dff0e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gac9dde4f2d0c4c58d5042a48da1dff0e6">UART_T::WKUPSTS</a></td></tr>
<tr class="separator:gac9dde4f2d0c4c58d5042a48da1dff0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b9392001378ff1d731861a5eda5d7d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga08b9392001378ff1d731861a5eda5d7d">SC_T::DAT</a></td></tr>
<tr class="separator:ga08b9392001378ff1d731861a5eda5d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7098b2e65c064be85bd9349eeb8465"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5d7098b2e65c064be85bd9349eeb8465">SC_T::CTL</a></td></tr>
<tr class="separator:ga5d7098b2e65c064be85bd9349eeb8465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1c60adf67f1b3cc6602a972c2cb29f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga1f1c60adf67f1b3cc6602a972c2cb29f">SC_T::ALTCTL</a></td></tr>
<tr class="separator:ga1f1c60adf67f1b3cc6602a972c2cb29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24513a3f822d239e34bdf15165af5ae"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae24513a3f822d239e34bdf15165af5ae">SC_T::EGT</a></td></tr>
<tr class="separator:gae24513a3f822d239e34bdf15165af5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c1bc739dc56f6b842cd80a44a70515"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad4c1bc739dc56f6b842cd80a44a70515">SC_T::RXTOUT</a></td></tr>
<tr class="separator:gad4c1bc739dc56f6b842cd80a44a70515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a21fcbc41c567481506ac04a41bf52e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2a21fcbc41c567481506ac04a41bf52e">SC_T::ETUCTL</a></td></tr>
<tr class="separator:ga2a21fcbc41c567481506ac04a41bf52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50538e16985f66771d5464743feb1b7a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga50538e16985f66771d5464743feb1b7a">SC_T::INTEN</a></td></tr>
<tr class="separator:ga50538e16985f66771d5464743feb1b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeadbb0ba51539b0c2de4ad947fb0a8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaadeadbb0ba51539b0c2de4ad947fb0a8">SC_T::INTSTS</a></td></tr>
<tr class="separator:gaadeadbb0ba51539b0c2de4ad947fb0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763cbd039f818865fc97569ebfb553e3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga763cbd039f818865fc97569ebfb553e3">SC_T::STATUS</a></td></tr>
<tr class="separator:ga763cbd039f818865fc97569ebfb553e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c045cb802cc04954a95356c2308ce4c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7c045cb802cc04954a95356c2308ce4c">SC_T::PINCTL</a></td></tr>
<tr class="separator:ga7c045cb802cc04954a95356c2308ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d">SC_T::TMRCTL0</a></td></tr>
<tr class="separator:ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ec89f4fa30ee9e8c6480abf814d849"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga93ec89f4fa30ee9e8c6480abf814d849">SC_T::TMRCTL1</a></td></tr>
<tr class="separator:ga93ec89f4fa30ee9e8c6480abf814d849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c05c3ae1f45e417764abe3ab1d769c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga12c05c3ae1f45e417764abe3ab1d769c">SC_T::TMRCTL2</a></td></tr>
<tr class="separator:ga12c05c3ae1f45e417764abe3ab1d769c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea818bd8186138fa212ebf17ffbd8d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaea818bd8186138fa212ebf17ffbd8d5">SC_T::UARTCTL</a></td></tr>
<tr class="separator:gaaea818bd8186138fa212ebf17ffbd8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546855d83fc95705c702c683d5935fcb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga546855d83fc95705c702c683d5935fcb">SC_T::ACTCTL</a></td></tr>
<tr class="separator:ga546855d83fc95705c702c683d5935fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637638a4c4885036f63958ef0044ca5f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga637638a4c4885036f63958ef0044ca5f">I2C_T::CTL</a></td></tr>
<tr class="separator:ga637638a4c4885036f63958ef0044ca5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf5e1abd832ca41cb743bdcb22f1004"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gafbf5e1abd832ca41cb743bdcb22f1004">I2C_T::INTSTS</a></td></tr>
<tr class="separator:gafbf5e1abd832ca41cb743bdcb22f1004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c159bc8636a3bc938bdbe4f2aed3d6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gae1c159bc8636a3bc938bdbe4f2aed3d6">I2C_T::STATUS</a></td></tr>
<tr class="separator:gae1c159bc8636a3bc938bdbe4f2aed3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b21e70ca084e096fc7662986714c9fd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5b21e70ca084e096fc7662986714c9fd">I2C_T::CLKDIV</a></td></tr>
<tr class="separator:ga5b21e70ca084e096fc7662986714c9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5347674482d9ca92745b2f48b4974437"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga5347674482d9ca92745b2f48b4974437">I2C_T::TOCTL</a></td></tr>
<tr class="separator:ga5347674482d9ca92745b2f48b4974437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d029c616624d2b2954da6149c10ac9d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6d029c616624d2b2954da6149c10ac9d">I2C_T::DAT</a></td></tr>
<tr class="separator:ga6d029c616624d2b2954da6149c10ac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8464865c00e677399329959fef3a24"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4f8464865c00e677399329959fef3a24">I2C_T::ADDR0</a></td></tr>
<tr class="separator:ga4f8464865c00e677399329959fef3a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c8d32409a783693e3b488ee326b6c7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga72c8d32409a783693e3b488ee326b6c7">I2C_T::ADDR1</a></td></tr>
<tr class="separator:ga72c8d32409a783693e3b488ee326b6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0c4c8c8f3d125faf4acce138dd198"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaac0c4c8c8f3d125faf4acce138dd198">I2C_T::ADDRMSK0</a></td></tr>
<tr class="separator:gaaac0c4c8c8f3d125faf4acce138dd198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb9dd209e000f506fd2c6ad918ca294"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga3eb9dd209e000f506fd2c6ad918ca294">I2C_T::ADDRMSK1</a></td></tr>
<tr class="separator:ga3eb9dd209e000f506fd2c6ad918ca294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad716ea27b90c48dc4784b440f3b2ff81"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad716ea27b90c48dc4784b440f3b2ff81">I2C_T::CTL2</a></td></tr>
<tr class="separator:gad716ea27b90c48dc4784b440f3b2ff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6bc3b93a55d07061f046693ba079c3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga7d6bc3b93a55d07061f046693ba079c3">I2C_T::STATUS2</a></td></tr>
<tr class="separator:ga7d6bc3b93a55d07061f046693ba079c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af14c012bab1f4978af2ced01bb3ea7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4af14c012bab1f4978af2ced01bb3ea7">SPI_T::CTL</a></td></tr>
<tr class="separator:ga4af14c012bab1f4978af2ced01bb3ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463a7dc0398240e38e1c356316e79a4d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga463a7dc0398240e38e1c356316e79a4d">SPI_T::STATUS</a></td></tr>
<tr class="separator:ga463a7dc0398240e38e1c356316e79a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3de044e4b17cbd5af0001f256fe3f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaac3de044e4b17cbd5af0001f256fe3f9">SPI_T::CLKDIV</a></td></tr>
<tr class="separator:gaac3de044e4b17cbd5af0001f256fe3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ced326eafea489fe145d80d96ac0cab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8ced326eafea489fe145d80d96ac0cab">SPI_T::SSCTL</a></td></tr>
<tr class="separator:ga8ced326eafea489fe145d80d96ac0cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f90ba390534a31dbf6d59579bc58e8d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0f90ba390534a31dbf6d59579bc58e8d">SPI_T::RX0</a></td></tr>
<tr class="separator:ga0f90ba390534a31dbf6d59579bc58e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a390675b7ba49bcf6c68083acc8742"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga65a390675b7ba49bcf6c68083acc8742">SPI_T::RX1</a></td></tr>
<tr class="separator:ga65a390675b7ba49bcf6c68083acc8742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07b33f2435790396bd6b24fae145f71"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaf07b33f2435790396bd6b24fae145f71">SPI_T::TX0</a></td></tr>
<tr class="separator:gaf07b33f2435790396bd6b24fae145f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2956855bd2082e1cba653490856ba72f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2956855bd2082e1cba653490856ba72f">SPI_T::TX1</a></td></tr>
<tr class="separator:ga2956855bd2082e1cba653490856ba72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70facf25a25f16b8d817cc8a5efee378"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga70facf25a25f16b8d817cc8a5efee378">SPI_T::PDMACTL</a></td></tr>
<tr class="separator:ga70facf25a25f16b8d817cc8a5efee378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bd75cdeab853186f7fecead2e77f97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga42bd75cdeab853186f7fecead2e77f97">SPI_T::FIFOCTL</a></td></tr>
<tr class="separator:ga42bd75cdeab853186f7fecead2e77f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b546fcab2988d8b08c542825f4487a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gab8b546fcab2988d8b08c542825f4487a">ADC_T::DAT</a> [18]</td></tr>
<tr class="separator:gab8b546fcab2988d8b08c542825f4487a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca0e968b8f2b61d65a92cee1c1098db"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaaca0e968b8f2b61d65a92cee1c1098db">ADC_T::CTL</a></td></tr>
<tr class="separator:gaaca0e968b8f2b61d65a92cee1c1098db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7f374b50289973891facc509d47ff1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga8d7f374b50289973891facc509d47ff1">ADC_T::CHEN</a></td></tr>
<tr class="separator:ga8d7f374b50289973891facc509d47ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620be0780c22d5f049a4b9ebdd37a902"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga620be0780c22d5f049a4b9ebdd37a902">ADC_T::CMP0</a></td></tr>
<tr class="separator:ga620be0780c22d5f049a4b9ebdd37a902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6684ad7ad4efeb5c203c770e64c4d7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga4d6684ad7ad4efeb5c203c770e64c4d7">ADC_T::CMP1</a></td></tr>
<tr class="separator:ga4d6684ad7ad4efeb5c203c770e64c4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4840f295fb90ed79554ad5ea211aa0d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gad4840f295fb90ed79554ad5ea211aa0d">ADC_T::STATUS</a></td></tr>
<tr class="separator:gad4840f295fb90ed79554ad5ea211aa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea959a66e888ad685a6b8debd0541826"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaea959a66e888ad685a6b8debd0541826">ADC_T::PDMA</a></td></tr>
<tr class="separator:gaea959a66e888ad685a6b8debd0541826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f64008ee39f2d1101fbb689a97f3d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga42f64008ee39f2d1101fbb689a97f3d2">ADC_T::PWD</a></td></tr>
<tr class="separator:ga42f64008ee39f2d1101fbb689a97f3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cde096db4db2b01e0aa5c09de98f50"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa9cde096db4db2b01e0aa5c09de98f50">ADC_T::CALCTL</a></td></tr>
<tr class="separator:gaa9cde096db4db2b01e0aa5c09de98f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c050237a9713e9d1eef1cb93db97cdd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2c050237a9713e9d1eef1cb93db97cdd">ADC_T::CALWORD</a></td></tr>
<tr class="separator:ga2c050237a9713e9d1eef1cb93db97cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86bd21e2fc948370e3e64b03e3228af"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gaa86bd21e2fc948370e3e64b03e3228af">ADC_T::EXTSMPT0</a></td></tr>
<tr class="separator:gaa86bd21e2fc948370e3e64b03e3228af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ceb96ffe8ec9540a5a4dc91716e3154"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0ceb96ffe8ec9540a5a4dc91716e3154">ADC_T::EXTSMPT1</a></td></tr>
<tr class="separator:ga0ceb96ffe8ec9540a5a4dc91716e3154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0158273d585708bb01696b992279fcbb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga0158273d585708bb01696b992279fcbb">ACMP_T::CTL0</a></td></tr>
<tr class="separator:ga0158273d585708bb01696b992279fcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc12fc4aff8324deaad7c016fde0d1c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#gadfc12fc4aff8324deaad7c016fde0d1c">ACMP_T::STATUS</a></td></tr>
<tr class="separator:gadfc12fc4aff8324deaad7c016fde0d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c437a031cb21854d6be9595492e6ae"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga64c437a031cb21854d6be9595492e6ae">ACMP_T::VREF</a></td></tr>
<tr class="separator:ga64c437a031cb21854d6be9595492e6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >NANO103 Legacy Constants </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad4d43f8748b542bce39e18790f845ecc" name="gad4d43f8748b542bce39e18790f845ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d43f8748b542bce39e18790f845ecc">&#9670;&nbsp;</a></span>BIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT0&#160;&#160;&#160;(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13973">13973</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga601923eba46784638244c1ebf2622a2a" name="ga601923eba46784638244c1ebf2622a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601923eba46784638244c1ebf2622a2a">&#9670;&nbsp;</a></span>BIT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT1&#160;&#160;&#160;(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13974">13974</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8c0f01fdf020d0f7467449b181fe95cb" name="ga8c0f01fdf020d0f7467449b181fe95cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c0f01fdf020d0f7467449b181fe95cb">&#9670;&nbsp;</a></span>BIT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT10&#160;&#160;&#160;(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 10 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13983">13983</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2cda1debde057b596766eba6a76daca0" name="ga2cda1debde057b596766eba6a76daca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cda1debde057b596766eba6a76daca0">&#9670;&nbsp;</a></span>BIT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT11&#160;&#160;&#160;(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 11 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13984">13984</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaaa0a6acba8436baabcaa1e91fad6c0bd" name="gaaa0a6acba8436baabcaa1e91fad6c0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0a6acba8436baabcaa1e91fad6c0bd">&#9670;&nbsp;</a></span>BIT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT12&#160;&#160;&#160;(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 12 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13985">13985</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga965dc1748ab1cf91426bd04a2fe16ecf" name="ga965dc1748ab1cf91426bd04a2fe16ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965dc1748ab1cf91426bd04a2fe16ecf">&#9670;&nbsp;</a></span>BIT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT13&#160;&#160;&#160;(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 13 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13986">13986</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga41e750b67eb36c8da10328c565b90dd5" name="ga41e750b67eb36c8da10328c565b90dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e750b67eb36c8da10328c565b90dd5">&#9670;&nbsp;</a></span>BIT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT14&#160;&#160;&#160;(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 14 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13987">13987</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae40f5db1c57c98c6db42f15e0a56f03a" name="gae40f5db1c57c98c6db42f15e0a56f03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40f5db1c57c98c6db42f15e0a56f03a">&#9670;&nbsp;</a></span>BIT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT15&#160;&#160;&#160;(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 15 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13988">13988</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7c55b9d74a6a1b129397792053cf08d5" name="ga7c55b9d74a6a1b129397792053cf08d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c55b9d74a6a1b129397792053cf08d5">&#9670;&nbsp;</a></span>BIT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT16&#160;&#160;&#160;(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 16 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13989">13989</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga27fe52b845a36280f50414ab4a00f74f" name="ga27fe52b845a36280f50414ab4a00f74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27fe52b845a36280f50414ab4a00f74f">&#9670;&nbsp;</a></span>BIT17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT17&#160;&#160;&#160;(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 17 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13990">13990</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga56a026d146963b7d977255d9b1f682ae" name="ga56a026d146963b7d977255d9b1f682ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a026d146963b7d977255d9b1f682ae">&#9670;&nbsp;</a></span>BIT18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT18&#160;&#160;&#160;(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 18 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13991">13991</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9ce58ae33c478370e59c915b04b05381" name="ga9ce58ae33c478370e59c915b04b05381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce58ae33c478370e59c915b04b05381">&#9670;&nbsp;</a></span>BIT19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT19&#160;&#160;&#160;(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 19 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13992">13992</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9c9560bccccb00174801c728f1ed1399" name="ga9c9560bccccb00174801c728f1ed1399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9560bccccb00174801c728f1ed1399">&#9670;&nbsp;</a></span>BIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT2&#160;&#160;&#160;(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 2 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13975">13975</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga83aaba3456aa46dfefe199fe6264d8dc" name="ga83aaba3456aa46dfefe199fe6264d8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83aaba3456aa46dfefe199fe6264d8dc">&#9670;&nbsp;</a></span>BIT20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT20&#160;&#160;&#160;(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 20 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13993">13993</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga1a5b4d4ca137f11bcb2e9c381f2ea6c5" name="ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">&#9670;&nbsp;</a></span>BIT21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT21&#160;&#160;&#160;(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 21 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13994">13994</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gafdaa01ee37bdcd01ea44dbab6a30fd0d" name="gafdaa01ee37bdcd01ea44dbab6a30fd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdaa01ee37bdcd01ea44dbab6a30fd0d">&#9670;&nbsp;</a></span>BIT22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT22&#160;&#160;&#160;(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 22 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13995">13995</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gada7be80971d1875e5c4774edd3ecd97d" name="gada7be80971d1875e5c4774edd3ecd97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada7be80971d1875e5c4774edd3ecd97d">&#9670;&nbsp;</a></span>BIT23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT23&#160;&#160;&#160;(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 23 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13996">13996</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga96cfb019bda32752ff4c8b8244aa6ea0" name="ga96cfb019bda32752ff4c8b8244aa6ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96cfb019bda32752ff4c8b8244aa6ea0">&#9670;&nbsp;</a></span>BIT24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT24&#160;&#160;&#160;(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 24 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13997">13997</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3017291241a7269c1582154a3d3b1f09" name="ga3017291241a7269c1582154a3d3b1f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3017291241a7269c1582154a3d3b1f09">&#9670;&nbsp;</a></span>BIT25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT25&#160;&#160;&#160;(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 25 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13998">13998</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4f97a8963cc15a1a50521d855b8a1331" name="ga4f97a8963cc15a1a50521d855b8a1331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f97a8963cc15a1a50521d855b8a1331">&#9670;&nbsp;</a></span>BIT26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT26&#160;&#160;&#160;(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 26 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13999">13999</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gafdd1584eaddf508717554b35a600b0fd" name="gafdd1584eaddf508717554b35a600b0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdd1584eaddf508717554b35a600b0fd">&#9670;&nbsp;</a></span>BIT27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT27&#160;&#160;&#160;(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 27 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14000">14000</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4361544977e96fb8eb8387ff0feaf6b6" name="ga4361544977e96fb8eb8387ff0feaf6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4361544977e96fb8eb8387ff0feaf6b6">&#9670;&nbsp;</a></span>BIT28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT28&#160;&#160;&#160;(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 28 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14001">14001</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadb368e517e545da53d8aace5923649e1" name="gadb368e517e545da53d8aace5923649e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb368e517e545da53d8aace5923649e1">&#9670;&nbsp;</a></span>BIT29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT29&#160;&#160;&#160;(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 29 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14002">14002</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8e44574a8a8becc885b05f3bc367ef6a" name="ga8e44574a8a8becc885b05f3bc367ef6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e44574a8a8becc885b05f3bc367ef6a">&#9670;&nbsp;</a></span>BIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT3&#160;&#160;&#160;(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 3 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13976">13976</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga70105c4a8c864754c8ba9e9b0e5da52a" name="ga70105c4a8c864754c8ba9e9b0e5da52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70105c4a8c864754c8ba9e9b0e5da52a">&#9670;&nbsp;</a></span>BIT30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT30&#160;&#160;&#160;(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 30 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14003">14003</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadfb09898dca36071e32cb1fbeec479e5" name="gadfb09898dca36071e32cb1fbeec479e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb09898dca36071e32cb1fbeec479e5">&#9670;&nbsp;</a></span>BIT31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT31&#160;&#160;&#160;(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 31 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14004">14004</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa731e0b6cf75f4e637ee88959315f5e4" name="gaa731e0b6cf75f4e637ee88959315f5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa731e0b6cf75f4e637ee88959315f5e4">&#9670;&nbsp;</a></span>BIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT4&#160;&#160;&#160;(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 4 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13977">13977</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae692bc3df48028ceb1ddc2534a993bb8" name="gae692bc3df48028ceb1ddc2534a993bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae692bc3df48028ceb1ddc2534a993bb8">&#9670;&nbsp;</a></span>BIT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT5&#160;&#160;&#160;(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 5 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13978">13978</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gacc2d074401e2b6322ee8f03476c24677" name="gacc2d074401e2b6322ee8f03476c24677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2d074401e2b6322ee8f03476c24677">&#9670;&nbsp;</a></span>BIT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT6&#160;&#160;&#160;(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 6 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13979">13979</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa6b8f3261ae9e2e1043380c192f7b5f0" name="gaa6b8f3261ae9e2e1043380c192f7b5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b8f3261ae9e2e1043380c192f7b5f0">&#9670;&nbsp;</a></span>BIT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT7&#160;&#160;&#160;(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 7 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13980">13980</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0e80e65237843fa1ff15c68cd78066f8" name="ga0e80e65237843fa1ff15c68cd78066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e80e65237843fa1ff15c68cd78066f8">&#9670;&nbsp;</a></span>BIT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT8&#160;&#160;&#160;(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 8 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13981">13981</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3aa20ab5eb33383fa31b0e94f4401cdf" name="ga3aa20ab5eb33383fa31b0e94f4401cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa20ab5eb33383fa31b0e94f4401cdf">&#9670;&nbsp;</a></span>BIT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT9&#160;&#160;&#160;(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 9 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13982">13982</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2da6b6038c3e29eb02a23385f7dfe18e" name="ga2da6b6038c3e29eb02a23385f7dfe18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da6b6038c3e29eb02a23385f7dfe18e">&#9670;&nbsp;</a></span>BYTE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE0_Msk&#160;&#160;&#160;(0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit0~bit7 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14007">14007</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6bdb45c3d1adab74d72eab6116f9581c" name="ga6bdb45c3d1adab74d72eab6116f9581c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdb45c3d1adab74d72eab6116f9581c">&#9670;&nbsp;</a></span>BYTE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE1_Msk&#160;&#160;&#160;(0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit8~bit15 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14008">14008</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6a926438abfcff696496c60ee5ebd4da" name="ga6a926438abfcff696496c60ee5ebd4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a926438abfcff696496c60ee5ebd4da">&#9670;&nbsp;</a></span>BYTE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE2_Msk&#160;&#160;&#160;(0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit16~bit23 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14009">14009</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga26cd8778bf420a922c9cd2bf7c916875" name="ga26cd8778bf420a922c9cd2bf7c916875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cd8778bf420a922c9cd2bf7c916875">&#9670;&nbsp;</a></span>BYTE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE3_Msk&#160;&#160;&#160;(0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit24~bit31 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14010">14010</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga99496f7308834e8b220f7894efa0b6ab" name="ga99496f7308834e8b220f7894efa0b6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99496f7308834e8b220f7894efa0b6ab">&#9670;&nbsp;</a></span>DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable, define to use in API parameters. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13970">13970</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga514ad415fb6125ba296793df7d1a468a" name="ga514ad415fb6125ba296793df7d1a468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514ad415fb6125ba296793df7d1a468a">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable, define to use in API parameters. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13969">13969</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa93f0eb578d23995850d61f7d61c55c1" name="gaa93f0eb578d23995850d61f7d61c55c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93f0eb578d23995850d61f7d61c55c1">&#9670;&nbsp;</a></span>FALSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FALSE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean false, define to use in API parameters or return value. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13967">13967</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf4adc89d1a476c51ae52eb700a06fb96" name="gaf4adc89d1a476c51ae52eb700a06fb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4adc89d1a476c51ae52eb700a06fb96">&#9670;&nbsp;</a></span>GET_BYTE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>)      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 0 (Bit 0~ 7) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14012">14012</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga61fd653ee8852ef7bb04fff1509febc8" name="ga61fd653ee8852ef7bb04fff1509febc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61fd653ee8852ef7bb04fff1509febc8">&#9670;&nbsp;</a></span>GET_BYTE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>) &gt;&gt;  8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 1 (Bit 8~15) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14013">14013</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga35d066854cc83e3823a21f9972fc308f" name="ga35d066854cc83e3823a21f9972fc308f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d066854cc83e3823a21f9972fc308f">&#9670;&nbsp;</a></span>GET_BYTE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 2 (Bit 16~23) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14014">14014</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2b580f1b27a79bb2b5924a40c9867ab4" name="ga2b580f1b27a79bb2b5924a40c9867ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b580f1b27a79bb2b5924a40c9867ab4">&#9670;&nbsp;</a></span>GET_BYTE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../de/d3a/group___n_a_n_o103__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 3 (Bit 24~31) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l14015">14015</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga070d2ce7b6bb7e5c05602aa8c308d0c4" name="ga070d2ce7b6bb7e5c05602aa8c308d0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070d2ce7b6bb7e5c05602aa8c308d0c4">&#9670;&nbsp;</a></span>NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NULL&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NULL pointer. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13963">13963</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa8cecfc5c5c054d2875c03e77b7be15d" name="gaa8cecfc5c5c054d2875c03e77b7be15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8cecfc5c5c054d2875c03e77b7be15d">&#9670;&nbsp;</a></span>TRUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRUE&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean true, define to use in API parameters or return value. </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13966">13966</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga546855d83fc95705c702c683d5935fcb" name="ga546855d83fc95705c702c683d5935fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546855d83fc95705c702c683d5935fcb">&#9670;&nbsp;</a></span>ACTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::ACTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] SC Activation Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md265"></a>
Offset: 0x40  SC Activation Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">T1EXT   </td><td class="markdownTableBodyLeft">Configurable Cycles T1EXT in Hardware Activation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field provide the configurable cycles to extend the Activation time T1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The cycle scaling factor is 2048.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Extend cycles = (filled value * 2048) cycles.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to SC Activation Sequence in Figure 6.15-4 SC Activation Sequence.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SCLK = 4Mhz, each cycle = 0.25us,.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Filled 20 to this field    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Extend time = 20*2048*0.25us = 10.24 ms.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: setting 0 to this field conforms to the protocol ISO/IEC 7816-3   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11801">11801</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4a582020b9a5caa5a6c50c01e2f2e11e" name="ga4a582020b9a5caa5a6c50c01e2f2e11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a582020b9a5caa5a6c50c01e2f2e11e">&#9670;&nbsp;</a></span>ADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::ADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f8] PWM0 Trigger ADC Source Select Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md175"></a>
Offset: 0xF8  PWM0 Trigger ADC Source Select Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">TRGSEL0   </td><td class="markdownTableBodyLeft">PWM0_CH0 Trigger ADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM0_CH0 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0_CH0 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM0_CH0 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM0_CH0 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM0_CH0 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM0_CH1 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM0_CH1 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TRGEN0   </td><td class="markdownTableBodyLeft">PWM0_CH0 Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0_CH0 Trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0_CH0 Trigger EADC Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TRGSEL1   </td><td class="markdownTableBodyLeft">PWM0_CH1 Trigger ADC Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM0_CH0 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0_CH0 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM0_CH0 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM0_CH0 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM0_CH0 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM0_CH1 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM0_CH1 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TRGEN1   </td><td class="markdownTableBodyLeft">PWM0_CH1 Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0_CH1 Trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0_CH1 Trigger EADC Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">TRGSEL2   </td><td class="markdownTableBodyLeft">PWM0_CH2 Trigger ADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM0_CH2 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0_CH2 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM0_CH2 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM0_CH2 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM0_CH2 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM0_CH3 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM0_CH3 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TRGEN2   </td><td class="markdownTableBodyLeft">PWM0_CH2 Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0_CH2 Trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0_CH2 Trigger EADC Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">TRGSEL3   </td><td class="markdownTableBodyLeft">PWM0_CH3 Trigger ADC Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM0_CH2 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0_CH2 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM0_CH2 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM0_CH2 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM0_CH2 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM0_CH3 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM0_CH3 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">TRGEN3   </td><td class="markdownTableBodyLeft">PWM0_CH3 Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0_CH3 Trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0_CH3 Trigger EADC Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08982">8982</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae0516822249904f4da3494940bcc32b0" name="gae0516822249904f4da3494940bcc32b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0516822249904f4da3494940bcc32b0">&#9670;&nbsp;</a></span>ADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::ADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00fc] PWM0 Trigger ADC Source Select Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md176"></a>
Offset: 0xFC  PWM0 Trigger ADC Source Select Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">TRGSEL4   </td><td class="markdownTableBodyLeft">PWM0_CH4 Trigger ADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM0_CH4 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0_CH4 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM0_CH4 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM0_CH4 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM0_CH4 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM0_CH5 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM0_CH5 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TRGEN4   </td><td class="markdownTableBodyLeft">PWM0_CH4 Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0_CH4 Trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0_CH4 Trigger EADC Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TRGSEL5   </td><td class="markdownTableBodyLeft">PWM0_CH5 Trigger ADC Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM0_CH4 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0_CH4 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM0_CH4 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM0_CH4 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM0_CH4 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM0_CH5 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM0_CH5 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TRGEN5   </td><td class="markdownTableBodyLeft">PWM0_CH5 Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0_CH5 Trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0_CH5 Trigger EADC Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08983">8983</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4f8464865c00e677399329959fef3a24" name="ga4f8464865c00e677399329959fef3a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8464865c00e677399329959fef3a24">&#9670;&nbsp;</a></span>ADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] I2C Slave Address Register0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md272"></a>
Offset: 0x18  I2C Slave Address Register0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GC   </td><td class="markdownTableBodyLeft">General Call Function Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = General Call Function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = General Call Function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to Address Register section for more detailed information.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDR   </td><td class="markdownTableBodyLeft">I2C Salve Address Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The content of this register is irrelevant when the device is in Master mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In the Slave mode, the seven most significant bits must be loaded with the device's own address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The device will react if either of the address is matched.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12320">12320</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga72c8d32409a783693e3b488ee326b6c7" name="ga72c8d32409a783693e3b488ee326b6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c8d32409a783693e3b488ee326b6c7">&#9670;&nbsp;</a></span>ADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] I2C Slave Address Register1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md273"></a>
Offset: 0x1C  I2C Slave Address Register1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GC   </td><td class="markdownTableBodyLeft">General Call Function Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = General Call Function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = General Call Function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to Address Register section for more detailed information.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDR   </td><td class="markdownTableBodyLeft">I2C Salve Address Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The content of this register is irrelevant when the device is in Master mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In the Slave mode, the seven most significant bits must be loaded with the device's own address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The device will react if either of the address is matched.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12321">12321</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaaac0c4c8c8f3d125faf4acce138dd198" name="gaaac0c4c8c8f3d125faf4acce138dd198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaac0c4c8c8f3d125faf4acce138dd198">&#9670;&nbsp;</a></span>ADDRMSK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] I2C Slave Address Mask Register0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md274"></a>
Offset: 0x28  I2C Slave Address Mask Register0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDRMSK   </td><td class="markdownTableBodyLeft">I2C Slave Address Mask Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Mask disable (the received corresponding register bit should be exact the same as address register).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Mask enable (the received corresponding address bit is don't care).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2C bus controllers support multiple address recognition with two address mask register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12325">12325</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3eb9dd209e000f506fd2c6ad918ca294" name="ga3eb9dd209e000f506fd2c6ad918ca294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb9dd209e000f506fd2c6ad918ca294">&#9670;&nbsp;</a></span>ADDRMSK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] I2C Slave Address Mask Register1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md275"></a>
Offset: 0x2C  I2C Slave Address Mask Register1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDRMSK   </td><td class="markdownTableBodyLeft">I2C Slave Address Mask Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Mask disable (the received corresponding register bit should be exact the same as address register).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Mask enable (the received corresponding address bit is don't care).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2C bus controllers support multiple address recognition with two address mask register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12326">12326</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga91278c785d081e72e090c63624d05184" name="ga91278c785d081e72e090c63624d05184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91278c785d081e72e090c63624d05184">&#9670;&nbsp;</a></span>AHBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::AHBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] AHB Devices Clock Enable Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md69"></a>
Offset: 0x04  AHB Devices Clock Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GPIOCKEN   </td><td class="markdownTableBodyLeft">GPIO Controller Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = GPIO peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = GPIO peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PDMACKEN   </td><td class="markdownTableBodyLeft">PDMA Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ISPCKEN   </td><td class="markdownTableBodyLeft">Flash ISP Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash ISP peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash ISP peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SRAMCKEN   </td><td class="markdownTableBodyLeft">SRAM Controller Clock Enable Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SRAM peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SRAM peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">STCKEN   </td><td class="markdownTableBodyLeft">System Tick Clock Enable Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Tick Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Tick Clock Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02627">2627</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga252c7acfa6d3c8de8524c72fc78d76f1" name="ga252c7acfa6d3c8de8524c72fc78d76f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga252c7acfa6d3c8de8524c72fc78d76f1">&#9670;&nbsp;</a></span>ALTCTL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] UART Alternate Control State Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md246"></a>
Offset: 0x34  UART Alternate Control State Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">BRKFL   </td><td class="markdownTableBodyLeft">LIN TX Break Field Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field contains 3-bit LIN TX break field count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The break field length is BRKFL + 8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">LINHSEL   </td><td class="markdownTableBodyLeft">LIN Header Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = The LIN header includes break field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = The LIN header includes break field + sync field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = The LIN header includes break field + sync field + PID field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">LINRXEN   </td><td class="markdownTableBodyLeft">LIN RX Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When LIN RX mode enabled and received a break field or sync field or PID field (Select by LIN_Header_SEL), the controller will generator a interrupt to CPU (LININT)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LIN RX mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN RX mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">LINTXEN   </td><td class="markdownTableBodyLeft">LIN TX Header Trigger Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The LIN TX header can be break field or break and sync field or break, sync and frame ID field, it is depend on setting LINHSEL (UART_ALT_CSR[5:4]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Send LIN TX header Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Send LIN TX header Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit will be cleared automatically and generate a interrupt to CPU (LININT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When transmitter header field (it may be break or break + sync or break + sync + frame ID selected by LINHSEL (UART_ALT_CSR[5:4]) field) transfer operation finished, this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If user wants to receive transmit data, it recommended to enable LINRXEN bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BITERREN   </td><td class="markdownTableBodyLeft">Bit Error Detect Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bit error detection Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bit error detection Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In LIN function mode, when bit error occurs, the BITEF (UART_TRSR[5]) flag will be asserted    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the LINIEN (UART_IER[8]) = 1, an interrupt will be generated .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RS485NMM   </td><td class="markdownTableBodyLeft">RS-485 Normal Multi-drop Operation Mode (NMM)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 Normal Multi-drop Operation mode (NMM) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 Normal Multi-drop Operation mode (NMM) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It cannot be active with RS-485_AAD operation mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">RS485AAD   </td><td class="markdownTableBodyLeft">RS-485 Auto Address Detection Operation Mode (AAD)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 Auto Address Detection Operation mode (AAD) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 Auto Address Detection Operation mode (AAD) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It cannot be active with RS485NMM operation mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">RS485AUD   </td><td class="markdownTableBodyLeft">RS-485 Auto Direction Function (AUD)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 Auto Direction Operation function (AUD) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 Auto Direction Operation function (AUD) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It can be active with RS485AAD or RS485NMM operation mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">ADDRDEN   </td><td class="markdownTableBodyLeft">RS-485 Address Detection Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable RS-485 Address Detection mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Address detection mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Address detection mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used for RS-485 any operation mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">ADRMPID   </td><td class="markdownTableBodyLeft">Address / PID Match Value Register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When in the RS-485 Function Mode, this field contains the RS-485 address match values.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When in the LIN Function mode, this field contains the LIN protected identifier field, software fills ID0~ID5 (PID [5:0]), hardware will calculate P0 and P1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is used for RS-485 auto address detection mode or used for LIN protected identifier field (PID).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10941">10941</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga1f1c60adf67f1b3cc6602a972c2cb29f" name="ga1f1c60adf67f1b3cc6602a972c2cb29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1c60adf67f1b3cc6602a972c2cb29f">&#9670;&nbsp;</a></span>ALTCTL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] SC Alternate Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md253"></a>
Offset: 0x08  SC Alternate Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TXRST   </td><td class="markdownTableBodyLeft">TX Software Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When TXRST is set, all the bytes in the transmit buffer and TX internal state machine will be cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the TX internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be auto cleared after reset is complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXRST   </td><td class="markdownTableBodyLeft">Rx Software Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RXRST is set, all the bytes in the receiver buffer and Rx internal state machine will be cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the Rx internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be auto cleared after reset is complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DACTEN   </td><td class="markdownTableBodyLeft">Deactivation Sequence Generator Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by deactivation sequence    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Deactivation sequence generator Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the deactivation sequence completed, this bit will be cleared automatically and the INITIF(SC_INTSTS[8]) will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field will be cleared by TXRST (SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]).Thus,do not fill in this bit, TXRST, and RXRST at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SCEN (SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ACTEN   </td><td class="markdownTableBodyLeft">Activation Sequence Generator Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by activation sequence    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Activation sequence generator Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the activation sequence completed, this bit will be cleared automatically and the INITIF(SC_INTSTS[8]) will be set to 1, RXOFF(SC_CTL[2]) will be clear to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]).Thus,do not fill in this bit, TXRST(SC_ALTCTL[0]), and RXRST(SC_ALTCTL[1]) at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">WARSTEN   </td><td class="markdownTableBodyLeft">Warm Reset Sequence Generator Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by warm reset sequence    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Warm reset sequence generator Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When the warm reset sequence completed, this bit will be cleared automatically and the INITIF(SC_INTSTS[8]) will be set to 1, RXOFF(SC_CTL[2]) will be clear to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]).Thus,do not fill in this bit, TXRST, and RXRST at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CNTEN0   </td><td class="markdownTableBodyLeft">Internal Timer0 Start Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer 0 to start counting    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set 1 to reload and count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for internal 24 bit timer when TMRSEL (SC_CTL[14:13]) = 11,01,10.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the operation mode is not in auto-reload mode (SC_TMRCTL0[26] = 0), this bit will be auto-cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CNTEN1   </td><td class="markdownTableBodyLeft">Internal Timer1 Start Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer 1 to start counting    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set 1 to reload and count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for internal 8 bit timer when TMRSEL(SC_CTL[14:13]) = 11    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Do not fill in CNTEN1 when TMRSEL(SC_CTL[14:13]) = 00 or TMRSEL(SC_CTL[14:13]) = 01.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the operation mode is not in auto-reload mode (SC_TMRCTL1[26] = 0), this bit will be auto-cleared by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CNTEN2   </td><td class="markdownTableBodyLeft">Internal Timer2 Start Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer 2 to start counting    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set 1 to reload and count.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for internal 8 bit timer when TMRSEL(SC_CTL[14:13]) = 11    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Do not fill in CNTEN2 when TMRSEL(SC_CTL[14:13])= 00 or TMRSEL(SC_CTL[14:13]) = 01 or TMRSEL(SC_CTL[14:13]) = 10.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the operation mode is not in auto-reload mode (SC_TMRCTL2[26] = 0), this bit will be auto-cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">INITSEL   </td><td class="markdownTableBodyLeft">Initial Timing Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This fields indicates the timing of hardware initial state (activation or warm-reset or deactivation).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Unit: SC clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Activation: Refer to SC Activation Sequence in Figure 6.15-4 SC Activation Sequence.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Warm-reset: Refer to Warm-Reset Sequence in Figure 6.15-5 SC Warm Reset Sequence    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Deactivation: Refer to Deactivation Sequence in Figure 6.15-6 SC Deactivation Sequence    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When set Activation and Warm reset in mode 11, it may have deviation at most 128 cycles.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">RXBGTEN   </td><td class="markdownTableBodyLeft">Receiver Block Guard Time Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver block guard time function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver block guard time function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">ACTSTS0   </td><td class="markdownTableBodyLeft">Internal Timer0 Active State (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 is not active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Timer0 is active does not always mean timer0 is counting the CNT(SC_TMRCTL0[23:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">ACTSTS1   </td><td class="markdownTableBodyLeft">Internal Timer1 Active State (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Timer1 is active does not always mean timer1 is counting the CNT(SC_TMRCTL1[7:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">ACTSTS2   </td><td class="markdownTableBodyLeft">Internal Timer2 Active State (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 is not active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Timer2 is active does not always mean timer2 is counting the CNT(SC_TMRCTL2[7:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">OUTSEL   </td><td class="markdownTableBodyLeft">Smartcard Data Pin Output Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Use this bit to select smartcard data pin output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Quasi mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Open-drain mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11786">11786</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa6578e36d8280d7e3e71a60f440defc8" name="gaa6578e36d8280d7e3e71a60f440defc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6578e36d8280d7e3e71a60f440defc8">&#9670;&nbsp;</a></span>APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] APB Devices Clock Enable Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md70"></a>
Offset: 0x08  APB Devices Clock Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WDTCKEN   </td><td class="markdownTableBodyLeft">Watchdog Timer Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a protected register. Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to control the WDT APB clock only, The WDT engine Clock Source is from LIRC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog Timer Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog Timer Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RTCCKEN   </td><td class="markdownTableBodyLeft">Real-time-clock Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to control the RTC APB clock only, The RTC engine Clock Source is from LXT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Real-time-clock Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Real-time-clock Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TMR0CKEN   </td><td class="markdownTableBodyLeft">Timer0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR1CKEN   </td><td class="markdownTableBodyLeft">Timer1 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR2CKEN   </td><td class="markdownTableBodyLeft">Timer2 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR3CKEN   </td><td class="markdownTableBodyLeft">Timer3 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer3 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer3 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CLKOCKEN   </td><td class="markdownTableBodyLeft">ClocK Output Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock Output Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock Output Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">I2C0CKEN   </td><td class="markdownTableBodyLeft">I2C0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">I2C1CKEN   </td><td class="markdownTableBodyLeft">I2C1 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">ACMP0CKEN   </td><td class="markdownTableBodyLeft">ACMP0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ACMP0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ACMP0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI0CKEN   </td><td class="markdownTableBodyLeft">SPI0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SPI1CKEN   </td><td class="markdownTableBodyLeft">SPI1 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">SPI2CKEN   </td><td class="markdownTableBodyLeft">SPI2 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI2 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI2 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SPI3CKEN   </td><td class="markdownTableBodyLeft">SPI3 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI3 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI3 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">UART0CKEN   </td><td class="markdownTableBodyLeft">UART0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">UART1CKEN   </td><td class="markdownTableBodyLeft">UART1 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">PWM0CKEN   </td><td class="markdownTableBodyLeft">PWM0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">ADCCKEN   </td><td class="markdownTableBodyLeft">Analog-digital-converter (ADC) Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">SC0CKEN   </td><td class="markdownTableBodyLeft">SmartCard 0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SmartCard 0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SmartCard 0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">SC1CKEN   </td><td class="markdownTableBodyLeft">SmartCard 1 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SmartCard 1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SmartCard 1 Clock Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02628">2628</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa900c34f2c40e94108d2074ab77500e6" name="gaa900c34f2c40e94108d2074ab77500e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa900c34f2c40e94108d2074ab77500e6">&#9670;&nbsp;</a></span>APBDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] APB Clock Divider <br  />
</p>
<h2><a class="anchor" id="autotoc_md80"></a>
Offset: 0x34  APB Clock Divider</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">APB0DIV   </td><td class="markdownTableBodyLeft">APB0 Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">APB0 PCLK0 can be divided from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000: PCLK0 = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001: PCLK0 = 1/2 HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010: PCLK0 = 1/4 HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011: PCLK0 = 1/8 HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100: PCLK0 = 1/16 HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others: PCLK0 = HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">APB1DIV   </td><td class="markdownTableBodyLeft">APB1 Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">APB1 PCLK1 can be divided from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000: PCLK1 = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001: PCLK1 = 1/2 HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010: PCLK1 = 1/4 HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011: PCLK1 = 1/8 HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100: PCLK1 = 1/16 HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others: PCLK1 = HCLK.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02641">2641</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5779721734662259349c703f7271a7f6" name="ga5779721734662259349c703f7271a7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5779721734662259349c703f7271a7f6">&#9670;&nbsp;</a></span>BATDIVCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::BATDIVCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0074] Battery Voltage Divider Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md55"></a>
Offset: 0x74  Battery Voltage Divider Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BATDIV2EN   </td><td class="markdownTableBodyLeft">Battery voltage divide 2 Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable battery voltage divider function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Battery voltage divide 2 function Disabled (default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Battery voltage divide 2 function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01590">1590</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga60210f63317de5a3432d775dbc4c9209" name="ga60210f63317de5a3432d775dbc4c9209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60210f63317de5a3432d775dbc4c9209">&#9670;&nbsp;</a></span>BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::BAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] UART Baud Rate Divisor Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md244"></a>
Offset: 0x24  UART Baud Rate Divisor Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">BRD   </td><td class="markdownTableBodyLeft">Baud Rate Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field indicates the baud rate divider    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed is used in baud rate calculation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The detail description is shown in UART Controller Baud Rate Generation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DIV16EN   </td><td class="markdownTableBodyLeft">Divider 16 Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BRD = Baud Rate Divider, and the baud rate equation is Baud Rate = UART_CLK/ [M * (BRD + 1)]; The default value of M is 16.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The equation of baud rate is UART_CLK / [ (BRD+1)].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The equation of baud rate is UART_CLK / [16 * (BRD+1)].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In IrDA mode, this bit must clear to 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10936">10936</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab2a4f97fbd78ae3b86d953cc3da35829" name="gab2a4f97fbd78ae3b86d953cc3da35829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a4f97fbd78ae3b86d953cc3da35829">&#9670;&nbsp;</a></span>BNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BNF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c0] PWM0 Brake Noise Filter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md163"></a>
Offset: 0xC0  PWM0 Brake Noise Filter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRK0FEN   </td><td class="markdownTableBodyLeft">PWM0 Brake 0 Noise Filter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM0 Brake 0 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM0 Brake 0 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:1]   </td><td class="markdownTableBodyCenter">BRK0FCS   </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">BRK0FCNT   </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake0 filter counter to count from 0 to BRK1FCNT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">BRK0PINV   </td><td class="markdownTableBodyLeft">Brake 0 Pin Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin PWMx_BRAKE0 is passed to the negative edge Detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin PWMx_BRAKE10 is passed to the negative edge Detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRK1FEN   </td><td class="markdownTableBodyLeft">PWM0 Brake 1 Noise Filter Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM0 Brake 1 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM0 Brake 1 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:9]   </td><td class="markdownTableBodyCenter">BRK1FCS   </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">BRK1FCNT   </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake1 filter counter to count from 0 to BRK1FCNT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">BRK1PINV   </td><td class="markdownTableBodyLeft">Brake 1 Pin Inverse    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin PWMx_BRAKE1 is passed to the negative edge Detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin PWMx_BRAKE1 is passed to the negative edge Detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BK0SRC   </td><td class="markdownTableBodyLeft">Brake 0 Pin Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM0 setting:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from PWM0_BRAKE0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from PWM1_BRAKE0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM1 setting:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from PWM1_BRAKE0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from PWM0_BRAKE0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">BK1SRC   </td><td class="markdownTableBodyLeft">Brake 1 Pin Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM0 setting:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from PWM0_BRAKE1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from PWM1_BRAKE1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM1 setting:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from PWM1_BRAKE1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from PWM0_BRAKE1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08967">8967</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa0ec534d4476785f80e2a0aabdefc3ec" name="gaa0ec534d4476785f80e2a0aabdefc3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ec534d4476785f80e2a0aabdefc3ec">&#9670;&nbsp;</a></span>BODCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::BODCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] Brown-out Detector Controller Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md52"></a>
Offset: 0x64  Brown-out Detector Controller Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BODEN   </td><td class="markdownTableBodyLeft">Brown-out Detector Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register CBODEN (CONFIG0 [])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This Brown-out Detector only valid in Normal Mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector function Disabled in Normal mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out Detector function Enabled in Normal mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: LIRC must be enabled before enable BOD.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BODIE   </td><td class="markdownTableBodyLeft">BOD Interrupt Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt does not issue when BOD occurs in Normal Mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt issues when BOD occurs in Normal Mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: While the BOD function is enabled (BODEN high) and BOD interrupt function is enabled (BODRSTEN low), BOD will assert an interrupt if BODOUT is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BODREN   </td><td class="markdownTableBodyLeft">Brown-out Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register CBOV(CONFIG0[]) bit .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out RESET function Disabled in Normal Mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out RESET function Enabled in Normal Mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: While the Brown-out Detector function is enabled (BODEN high) and BOD reset function is enabled (BODRSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BODOUT high).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BODIF   </td><td class="markdownTableBodyLeft">Brown-out Detector Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector does not detect any voltage drift at VDD down through or up through the target detected voltage after interrupt is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When Brown-out Detector detects the VDD is dropped down through the target detected voltage or the VDD is raised up through the target detected voltage, this bit is set to 1 and the brown-out interrupt is requested if brown-out interrupt is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BODOUT   </td><td class="markdownTableBodyLeft">Brown-out Detector Output Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector output status is 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It means the detected voltage is higher than BODVL setting or BODEN is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out Detector output status is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It means the detected voltage is lower than BODVL setting    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the BODEN is 0, BOD function disabled , this bit always responds 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is ready-only.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">LVREN   </td><td class="markdownTableBodyLeft">Low Voltage Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The LVR function resets the chip when the input power voltage is lower than LVR circuit setting    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LVR function is enabled by default.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low Voltage Reset function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low Voltage Reset function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: After enabling the bit, the LVR function will be active with 100us delay for LVR output stable (default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: LIRC must be enabled before enable LVR.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">LPBODEN   </td><td class="markdownTableBodyLeft">Low Power Brown-out Detector Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Low Power Brown-out Detector only valid in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low Power Brown-out Detector function Disabled in Power Down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low Power Brown-out Detector function Enabled in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: LIRC must be enabled before enable BOD.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">LPBODVL   </td><td class="markdownTableBodyLeft">Low Power Brown-out Detector Threshold Voltage Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Low Power Brown-out Detector only valid in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low Power Brown-Out Detector threshold voltage is 2.0V in Power Down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low Power Brown-Out Detector threshold voltage is 2.5V in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">LPBODIE   </td><td class="markdownTableBodyLeft">Low Power BOD Interrupt Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Low Power Brown-out Detector only valid in Power Down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt does not issue when LPBOD occurs in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt issues when LPBOD occurs in Power Down mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: While the LPBOD function is enabled (LPBODEN high) and LPBOD interrupt function is enabled (LPBODIE high), LPBOD will assert an interrupt if BODOUT is high    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">LPBODREN   </td><td class="markdownTableBodyLeft">Low Power Brown-out Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Low Power Brown-out Detector only valid in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low power Brown-out Detector RESET function Disabled in Power Down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low Power Brown-out Detector RESET function Enabled in Power Down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: While the Low power Brown-out Detector function is enabled (LPBODEN high) and LPBOD reset function is enabled (LPBODREN high), LPBOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BODOUT high).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">BODVL   </td><td class="markdownTableBodyLeft">Brown-out Detector Threshold Voltage Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register CBOV (CONFIG0[]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = Brown-Out Detector threshold voltage is 1.7V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Brown-Out Detector threshold voltage is 1.8V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Brown-Out Detector threshold voltage is 1.9V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Brown-Out Detector threshold voltage is 2.0V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Brown-Out Detector threshold voltage is 2.1V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Brown-Out Detector threshold voltage is 2.2V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Brown-Out Detector threshold voltage is 2.3V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Brown-Out Detector threshold voltage is 2.4V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = Brown-Out Detector threshold voltage is 2.5V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = Brown-Out Detector threshold voltage is 2.6V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = Brown-Out Detector threshold voltage is 2.7V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = Brown-Out Detector threshold voltage is 2.8V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = Brown-Out Detector threshold voltage is 2.9V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = Brown-Out Detector threshold voltage is 3.0V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = Brown-Out Detector threshold voltage is 3.1V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">LPBOD20TRIM   </td><td class="markdownTableBodyLeft">Low power BOD 2.0 TRIM Value (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This value is used to control BOD20 detect voltage level in power-down mode, nominal 2.0 V    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Higher trim value, higher detection voltage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: These bits are write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">LPBOD25TRIM   </td><td class="markdownTableBodyLeft">Low power BOD 2.5 TRIM Value (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This value is used to control LPBOD25 detect voltage level in power-down mode, nominal 2.5 V    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Higher trim value, higher detection voltage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: These bits are write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">BODDGSEL   </td><td class="markdownTableBodyLeft">Brown-out Detector Output De-glitch Time Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = BOD output is sampled by RC10K clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 4 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 8 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 16 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 32 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 64 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 128 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 256 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: These bits are write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30:28]   </td><td class="markdownTableBodyCenter">LVRDGSEL   </td><td class="markdownTableBodyLeft">LVR Output De-glitch Time Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Without de-glitch function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 4 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 8 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 16 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 32 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 64 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 128 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 256 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: These bits are write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01584">1584</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaddee961c3642852f960bb426edc59515" name="gaddee961c3642852f960bb426edc59515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddee961c3642852f960bb426edc59515">&#9670;&nbsp;</a></span>BRCOMPAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::BRCOMPAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] UART Baud Rate Compensation Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md248"></a>
Offset: 0x3C  UART Baud Rate Compensation Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">BRCOMPAT   </td><td class="markdownTableBodyLeft">Baud Rate Compensation Patten    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These 9 bits are used to define the relative bit is compensated or not    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BRCOMPAT[7:0] is used to define the compensation of D[7:0] and BRCOMPAT{[8] is used to define the parity bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">BRCOMPDEC   </td><td class="markdownTableBodyLeft">Baud Rate Compensation Decrease    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Positive (increase one module clock) compensation for each compensated bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Negative (decrease one module clock) compensation for each compensated bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10943">10943</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaed6e9eeb6b8f93088f3243893680d2b2" name="gaed6e9eeb6b8f93088f3243893680d2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6e9eeb6b8f93088f3243893680d2b2">&#9670;&nbsp;</a></span>BRKCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c8] PWM0 Brake Edge Detect Control Register 0_1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md165"></a>
Offset: 0xC8  PWM0 Brake Edge Detect Control Register 0_1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">PWM0 Brake Action Select for Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM0 even channel brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 even channel output tri-state when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 even channel output low level when brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 even channel output high level when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">PWM0 Brake Action Select for Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM0 odd channel brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 odd channel output tri-state when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 odd channel output low level when brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 odd channel output high level when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08969">8969</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab68dc8964e84f3ba77a6a1629a59d0b7" name="gab68dc8964e84f3ba77a6a1629a59d0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68dc8964e84f3ba77a6a1629a59d0b7">&#9670;&nbsp;</a></span>BRKCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00cc] PWM0 Brake Edge Detect Control Register 2_3 <br  />
</p>
<h2><a class="anchor" id="autotoc_md166"></a>
Offset: 0xCC  PWM0 Brake Edge Detect Control Register 2_3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">PWM0 Brake Action Select for Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM0 even channel brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 even channel output tri-state when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 even channel output low level when brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 even channel output high level when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">PWM0 Brake Action Select for Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM0 odd channel brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 odd channel output tri-state when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 odd channel output low level when brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 odd channel output high level when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08970">8970</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf5683fe577c4a1746d9f8c58c233eee6" name="gaf5683fe577c4a1746d9f8c58c233eee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5683fe577c4a1746d9f8c58c233eee6">&#9670;&nbsp;</a></span>BRKCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d0] PWM0 Brake Edge Detect Control Register 4_5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md167"></a>
Offset: 0xD0  PWM0 Brake Edge Detect Control Register 4_5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">PWM0 Brake Action Select for Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM0 even channel brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 even channel output tri-state when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 even channel output low level when brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 even channel output high level when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">PWM0 Brake Action Select for Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM0 odd channel brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 odd channel output tri-state when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 odd channel output low level when brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 odd channel output high level when brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08971">8971</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gacbba0bdf88960e57e9e8dc54b85f1ac9" name="gacbba0bdf88960e57e9e8dc54b85f1ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbba0bdf88960e57e9e8dc54b85f1ac9">&#9670;&nbsp;</a></span>CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] RTC Calendar Loading Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md217"></a>
Offset: 0x10  RTC Calendar Loading Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">DAY   </td><td class="markdownTableBodyLeft">1-Day Calendar Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">TENDAY   </td><td class="markdownTableBodyLeft">10-Day Calendar Digit (0~3)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MON   </td><td class="markdownTableBodyLeft">1-Month Calendar Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">TENMON   </td><td class="markdownTableBodyLeft">10-Month Calendar Digit (0~1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">YEAR   </td><td class="markdownTableBodyLeft">1-Year Calendar Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">TENYEAR   </td><td class="markdownTableBodyLeft">10-Year Calendar Digit (0~9)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10127">10127</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa9cde096db4db2b01e0aa5c09de98f50" name="gaa9cde096db4db2b01e0aa5c09de98f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9cde096db4db2b01e0aa5c09de98f50">&#9670;&nbsp;</a></span>CALCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CALCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0068] A/D Calibration Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md296"></a>
Offset: 0x68  A/D Calibration Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CALEN   </td><td class="markdownTableBodyLeft">Calibration Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Enable this bit to turn on the calibration function block.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bypass calibration functional block.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled calibration functional block.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CALSTART   </td><td class="markdownTableBodyLeft">Calibration Functional Block Start    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops calibration functional block.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Starts calibration functional block.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set by software and cleared by hardware; don't write 1 to this bit while CALEN (ADC_CALCTL[0]) = 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CALDONE   </td><td class="markdownTableBodyLeft">Calibrate Functional Block Done    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Not yet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Selected calibration functional block complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set by hardware and auto cleared by hardware, This bit can also be cleared by software writing 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CALSEL   </td><td class="markdownTableBodyLeft">Calibration Functional Block Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Load calibration functional block.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Calibration functional block.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13386">13386</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab07cf89c2565dbebc0764fa684639388" name="gab07cf89c2565dbebc0764fa684639388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07cf89c2565dbebc0764fa684639388">&#9670;&nbsp;</a></span>CALM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CALM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] RTC Calendar Alarm Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md221"></a>
Offset: 0x20  RTC Calendar Alarm Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">DAY   </td><td class="markdownTableBodyLeft">1-Day Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">TENDAY   </td><td class="markdownTableBodyLeft">10-Day Calendar Digit of Alarm Setting (0~3)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MON   </td><td class="markdownTableBodyLeft">1-Month Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">TENMON   </td><td class="markdownTableBodyLeft">10-Month Calendar Digit of Alarm Setting (0~1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">YEAR   </td><td class="markdownTableBodyLeft">1-Year Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">TENYEAR   </td><td class="markdownTableBodyLeft">10-Year Calendar Digit of Alarm Setting (0~9)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10131">10131</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2c050237a9713e9d1eef1cb93db97cdd" name="ga2c050237a9713e9d1eef1cb93db97cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c050237a9713e9d1eef1cb93db97cdd">&#9670;&nbsp;</a></span>CALWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CALWORD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x006c] A/D Calibration Load word Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md297"></a>
Offset: 0x6C  A/D Calibration Load word Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:0]   </td><td class="markdownTableBodyCenter">CALWORD   </td><td class="markdownTableBodyLeft">Calibration Word Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write to this register with the previous calibration word before load calibration action, read this register after calibration done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The calibration block contains two parts CALIBRATION and LOAD CALIBRATION; if the calibration block configure as CALIBRATION; then this register represent the result of calibration when calibration is completed; if configure as LOAD CALIBRATION ; configure this register before loading calibration action, after loading calibration complete, the loaded calibration word will apply to the ADC; while in loading calibration function the loaded value will not be equal to the original CALWORD until calibration is done.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13387">13387</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga427af492e813f70670fd5e430190e049" name="ga427af492e813f70670fd5e430190e049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427af492e813f70670fd5e430190e049">&#9670;&nbsp;</a></span>CAMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CAMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] RTC Calendar Alarm Mask Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md227"></a>
Offset: 0x38  RTC Calendar Alarm Mask Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MDAY   </td><td class="markdownTableBodyLeft">Mask 1-Day Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">MTENDAY   </td><td class="markdownTableBodyLeft">Mask 10-Day Calendar Digit of Alarm Setting (0~3)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MMON   </td><td class="markdownTableBodyLeft">Mask 1-Month Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MTENMON   </td><td class="markdownTableBodyLeft">Mask 10-Month Calendar Digit of Alarm Setting (0~1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">MYEAR   </td><td class="markdownTableBodyLeft">Mask 1-Year Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">MTENYEAR   </td><td class="markdownTableBodyLeft">Mask 10-Year Calendar Digit of Alarm Setting (0~9)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10137">10137</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga81d73d586c19f48b249c87babd4ae4cf" name="ga81d73d586c19f48b249c87babd4ae4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d73d586c19f48b249c87babd4ae4cf">&#9670;&nbsp;</a></span>CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Timer Capture Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md143"></a>
Offset: 0x18  Timer Capture Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CAPDAT   </td><td class="markdownTableBodyLeft">Timer Capture Data Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CAPEN (TIMERx_CTL[16]) bit is set, CAPFUNCS (TIMERx_CTL[17]) bit is 0, CAPCNTMD (TIMERx_CTL[20]) bit is 0, and the transition on Tx_EXT pin matched the CAPEDGE (TIMERx_CTL[19:18]) setting, CAPIF (TIMERx_INTSTS[1]) will set to 1 and the current timer counter value CNT (TIMERx_CNT[23:0]) will be auto-loaded into this CAPDAT field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CAPEN (TIMERx_CTL[16]) bit is set, CAPFUNCS (TIMERx_CTL[17]) bit is 0, CAPCNTMD (TIMERx_CTL[20]) bit is 1, and the transition on Tx_EXT pin matched the 2nd transition of CAPEDGE (TIMERx_CTL[19:18]) setting, CAPIF (TIMERx_INTSTS[1]) will set to 1 and the current timer counter value CNT (TIMERx_CNT[23:0]) will be auto-loaded into this CAPDAT field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When edge transition defined by CAPEDGE (TIMERx_CTL[19:18]) is detected on Tx_EXT (x = 0 ~ 3) before CPU clears the CAPIF (TIMERxISR[1]) status, the timer keeps this value unchanged and CAPDATOF (TIMERx_INTSTS[5]) is set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07752">7752</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae6f46a75a6d281447f0944832bc249e7" name="gae6f46a75a6d281447f0944832bc249e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f46a75a6d281447f0944832bc249e7">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0204] PWM0 Capture Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md179"></a>
Offset: 0x204  PWM0 Capture Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPENn   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the PWM0 counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CAPINVn   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">RCRLDENn   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]   </td><td class="markdownTableBodyCenter">FCRLDENn   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08992">8992</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gada79982ad7c3aeffd775a871522dcf6b" name="gada79982ad7c3aeffd775a871522dcf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada79982ad7c3aeffd775a871522dcf6b">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0250] PWM0 Capture Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md193"></a>
Offset: 0x250  PWM0 Capture Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPRIENn   </td><td class="markdownTableBodyLeft">PWM0 Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CAPFIENn   </td><td class="markdownTableBodyLeft">PWM0 Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09009">9009</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga64670f0f479029c3b9fc68c27b78b49b" name="ga64670f0f479029c3b9fc68c27b78b49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64670f0f479029c3b9fc68c27b78b49b">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0254] PWM0 Capture Interrupt Flag Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md194"></a>
Offset: 0x254  PWM0 Capture Interrupt Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPRIFn   </td><td class="markdownTableBodyLeft">PWM0 Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear. Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CAPFIFn   </td><td class="markdownTableBodyLeft">PWM0 Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear. Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09010">9010</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaaace893922d71126f754f2d24966ade1" name="gaaace893922d71126f754f2d24966ade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaace893922d71126f754f2d24966ade1">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0200] PWM0 Capture Input Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md178"></a>
Offset: 0x200  PWM0 Capture Input Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPINENn   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM0 channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM0 channel capture function comes from correlative multifunction pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08991">8991</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6473ad99a80b36a98b3076d5396e6be3" name="ga6473ad99a80b36a98b3076d5396e6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6473ad99a80b36a98b3076d5396e6be3">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0208] PWM0 Capture Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md180"></a>
Offset: 0x208  PWM0 Capture Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CRIFOVn   </td><td class="markdownTableBodyLeft">Capture Rising Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CAPRIF is 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CAPRIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CFIFOVn   </td><td class="markdownTableBodyLeft">Capture Falling Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CAPFIF is 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CAPFIF.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08993">8993</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga048d4ac041872b37736ef47d9a8b42c9" name="ga048d4ac041872b37736ef47d9a8b42c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga048d4ac041872b37736ef47d9a8b42c9">&#9670;&nbsp;</a></span>CCNTn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CCNTn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] PDMA channel n Current Transfer Count Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md119"></a>
Offset: 0x1C  PDMA channel n Current Transfer Count Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CCNT   </td><td class="markdownTableBodyLeft">PDMA Current Count Bits (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current remained transfer count of PDMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field value will be cleared to 0 when user sets SWRST (PDMA_CTLn[1],n=1~4) to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07009">7009</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa899d6ccf64820728d71285d8e165673" name="gaa899d6ccf64820728d71285d8e165673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa899d6ccf64820728d71285d8e165673">&#9670;&nbsp;</a></span>CDAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CDAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] PDMA channel n Current Destination Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md118"></a>
Offset: 0x18  PDMA channel n Current Destination Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">CDA   </td><td class="markdownTableBodyLeft">PDMA Current Destination Address Bits (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the destination address where the PDMA transfer just occurred.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07008">7008</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad7122e91679880ad8aa45e5781cbcda8" name="gad7122e91679880ad8aa45e5781cbcda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7122e91679880ad8aa45e5781cbcda8">&#9670;&nbsp;</a></span>CDLOWB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDLOWB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] Clock Frequency Detector Lower Boundary Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md85"></a>
Offset: 0x48  Clock Frequency Detector Lower Boundary Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:0]   </td><td class="markdownTableBodyCenter">LOWERBD   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Detector Lower Boundary    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bits define the low value of frequency monitor window.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When HXT frequency monitor value lower than this register, the HXT frequency detect fail interrupt flag will set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02646">2646</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9e792316aff2fca8e52e69bddb1447f5" name="ga9e792316aff2fca8e52e69bddb1447f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e792316aff2fca8e52e69bddb1447f5">&#9670;&nbsp;</a></span>CDUPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDUPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] Clock Frequency Detector Upper Boundary Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md84"></a>
Offset: 0x44  Clock Frequency Detector Upper Boundary Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:0]   </td><td class="markdownTableBodyCenter">UPERBD   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Detector Upper Boundary    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bits define the high value of frequency monitor window.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When HXT frequency monitor value higher than this register, the HXT frequency detect fail interrupt flag will set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02645">2645</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga26062aa6c08f84ed0deab3dca555b0a0" name="ga26062aa6c08f84ed0deab3dca555b0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26062aa6c08f84ed0deab3dca555b0a0">&#9670;&nbsp;</a></span>CHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::CHECKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0088] CRC Checksum Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md132"></a>
Offset: 0x88  CRC Checksum Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">CHECKSUM   </td><td class="markdownTableBodyLeft">CRC Checksum Results    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CRC checksum result   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07188">7188</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8d7f374b50289973891facc509d47ff1" name="ga8d7f374b50289973891facc509d47ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d7f374b50289973891facc509d47ff1">&#9670;&nbsp;</a></span>CHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CHEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] A/D Channel Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md290"></a>
Offset: 0x4C  A/D Channel Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHEN0   </td><td class="markdownTableBodyLeft">Analog Input Channel 0 Enable Bit (Convert Input Voltage From PA.0 )    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 0 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 0 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If software enables more than one channel, the channel with the smallest number will be selected and the other enabled channels will be ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CHEN1   </td><td class="markdownTableBodyLeft">Analog Input Channel 1 Enable Bit (Convert Input Voltage From PA.1 )    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CHEN2   </td><td class="markdownTableBodyLeft">Analog Input Channel 2 Enable Bit (Convert Input Voltage From PA.2 )    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 2 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 2 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CHEN3   </td><td class="markdownTableBodyLeft">Analog Input Channel 3 Enable Bit (Convert Input Voltage From PA.3 )    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CHEN4   </td><td class="markdownTableBodyLeft">Analog Input Channel 4 Enable Bit (Convert Input Voltage From PA.4 )    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 4 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 4 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CHEN5   </td><td class="markdownTableBodyLeft">Analog Input Channel 5 Enable Bit (Convert Input Voltage From PA.5 )    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CHEN6   </td><td class="markdownTableBodyLeft">Analog Input Channel 6 Enable Bit (Convert Input Voltage From PA.6 )    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 6 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 6 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CHEN7   </td><td class="markdownTableBodyLeft">Analog Input Channel 7 Enable Bit (Convert Input Voltage From PA.7 )    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 7 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 7 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CHEN12   </td><td class="markdownTableBodyLeft">Analog Input Channel 12 Enable Bit (Convert VBG)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 12 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 12 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CHEN13   </td><td class="markdownTableBodyLeft">Analog Input Channel 13 Enable Bit (Convert VBAT)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 13 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 13 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">CHEN14   </td><td class="markdownTableBodyLeft">Analog Input Channel 14 Enable Bit (Convert VTEMP)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 14 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 14 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">CHEN15   </td><td class="markdownTableBodyLeft">Analog Input Channel 15 Enable Bit (Convert Int_VREF)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 15 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 15 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CHEN16   </td><td class="markdownTableBodyLeft">Analog Input Channel 16 Enable Bit (Convert AVDD)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 16 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 16 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CHEN17   </td><td class="markdownTableBodyLeft">Analog Input Channel 17 Enable Bit (Convert AVSS)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 17 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 17 Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13377">13377</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaaaf941e224cf881d201562a40749c260" name="gaaaf941e224cf881d201562a40749c260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf941e224cf881d201562a40749c260">&#9670;&nbsp;</a></span>CLKDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] Clock Fail Detector Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md81"></a>
Offset: 0x38  Clock Fail Detector Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTFDEN   </td><td class="markdownTableBodyLeft">HXT Clock Fail Detector Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail Detector Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail Detector Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTFDEN   </td><td class="markdownTableBodyLeft">LXT Clock Fail Detector Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail Detector Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail Detector Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">HXTFQDEN   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Monitor Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02642">2642</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae0ecb612d92eb926eacf9d845e06f2d4" name="gae0ecb612d92eb926eacf9d845e06f2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ecb612d92eb926eacf9d845e06f2d4">&#9670;&nbsp;</a></span>CLKDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] Clock Fail Detector Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md82"></a>
Offset: 0x3C  Clock Fail Detector Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTFIEN   </td><td class="markdownTableBodyLeft">HXT Clock Fail Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTFIEN   </td><td class="markdownTableBodyLeft">LXT Clock Fail Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">HXTFQIEN   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Monitor Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor fail interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor fail interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02643">2643</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5b21e70ca084e096fc7662986714c9fd" name="ga5b21e70ca084e096fc7662986714c9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b21e70ca084e096fc7662986714c9fd">&#9670;&nbsp;</a></span>CLKDIV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] I2C Clock Divided Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md269"></a>
Offset: 0x0C  I2C Clock Divided Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DIVIDER   </td><td class="markdownTableBodyLeft">I2C Clock Divided Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicates the I2C clock rate bits: Data Baud Rate of I2C = PCLK /( 4 x ( I2C_CLKDIV + 1)).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The minimum value of I2C_CLKDIV is 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12317">12317</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaac3de044e4b17cbd5af0001f256fe3f9" name="gaac3de044e4b17cbd5af0001f256fe3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3de044e4b17cbd5af0001f256fe3f9">&#9670;&nbsp;</a></span>CLKDIV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] SPI Clock Divider Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md280"></a>
Offset: 0x08  SPI Clock Divider Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DIVIDER   </td><td class="markdownTableBodyLeft">Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The value is the 1th frequency divider of the PCLK to generate the serial clock of SPI_CLK    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The desired frequency is obtained according to the following equation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Where    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">is the SPI peripheral clock source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is defined in the CLK_SEL2[21:20] in Clock control section (CLK_BA + 0x18).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12824">12824</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga555bc6f1735813a86a2f33a16cfd3671" name="ga555bc6f1735813a86a2f33a16cfd3671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga555bc6f1735813a86a2f33a16cfd3671">&#9670;&nbsp;</a></span>CLKDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] Clock Divider Number Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md75"></a>
Offset: 0x1C  Clock Divider Number Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">HCLKDIV   </td><td class="markdownTableBodyLeft">HCLK Clock Divide Number From HCLK Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">HCLK clock frequency = (HCLK clock source frequency) / (HCLKDIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">UART0DIV   </td><td class="markdownTableBodyLeft">UART0 Clock Divide Number From UART Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UART0 clock frequency = (UART0 Clock Source frequency) / (UART0DIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">UART1DIV   </td><td class="markdownTableBodyLeft">UART1 Clock Divide Number From UART Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UART1 clock frequency = (UART1 Clock Source frequency) / (UART1DIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">ADCDIV   </td><td class="markdownTableBodyLeft">ADC Clock Divide Number From ADC Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC clock frequency = (ADC clock source frequency) / (ADCDIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">SC0DIV   </td><td class="markdownTableBodyLeft">SC0 Clock Divide Number From SC0 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC0 clock frequency = (SC0 clock source frequency) / (SC0DIV + 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02633">2633</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2d6374d45ced73454be2859fed994e22" name="ga2d6374d45ced73454be2859fed994e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6374d45ced73454be2859fed994e22">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] Clock Divider Number Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md76"></a>
Offset: 0x20  Clock Divider Number Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">SC1DIV   </td><td class="markdownTableBodyLeft">SC 1 Clock Divide Number From SC 1 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The SC 1 clock frequency = (SC 1 Clock Source frequency) / (SC1DIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TMR0DIV   </td><td class="markdownTableBodyLeft">Timer0 Clock Divide Number From Timer0 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Timer0 clock frequency = (Timer0 Clock Source frequency) / (TMR0DIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">TMR1DIV   </td><td class="markdownTableBodyLeft">Timer1 Clock Divide Number From Timer1 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Timer1 clock frequency = (Timer1 Clock Source frequency) / (TMR1DIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">TMR2DIV   </td><td class="markdownTableBodyLeft">Timer2 Clock Divide Number From Timer2 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Timer2 clock frequency = (Timer2 Clock Source frequency) / (TMR2DIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">TMR3DIV   </td><td class="markdownTableBodyLeft">Timer3 Clock Divide Number From Timer3 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Timer3 clock frequency = (Timer3 Clock Source frequency) / (TMR3DIV + 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02634">2634</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab26636be88874f58e2f098d4e7f705ab" name="gab26636be88874f58e2f098d4e7f705ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26636be88874f58e2f098d4e7f705ab">&#9670;&nbsp;</a></span>CLKDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] Clock Fail Detector Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md83"></a>
Offset: 0x40  Clock Fail Detector Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTFIF   </td><td class="markdownTableBodyLeft">HXT Clock Fail Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal oscillator (HXT) clock is normal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal oscillator (HXT) clock stops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTFIF   </td><td class="markdownTableBodyLeft">LXT Clock Fail Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32.768 kHz external low speed crystal oscillator (LXT) clock is normal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32.768 kHz external low speed crystal oscillator (LXT) stops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">HXTFQIF   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Monitor Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal oscillator (HXT) clock is normal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency is abnormal.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02644">2644</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0b98d82e1fdaea74089b5116e076d97d" name="ga0b98d82e1fdaea74089b5116e076d97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b98d82e1fdaea74089b5116e076d97d">&#9670;&nbsp;</a></span>CLKFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CLKFMT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] RTC Time Scale Selection Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md218"></a>
Offset: 0x14  RTC Time Scale Selection Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">24HEN   </td><td class="markdownTableBodyLeft">24-hour / 12-hour Time Scale Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicates that RTC_TIME and RTC_TALM are in 24-hour time scale or 12-hour time scale    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 12-hour time scale with AM and PM indication selected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 24-hour time scale selected.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10128">10128</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga27653b0bd33df5ceedb72452e673e884" name="ga27653b0bd33df5ceedb72452e673e884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27653b0bd33df5ceedb72452e673e884">&#9670;&nbsp;</a></span>CLKOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] Clock Output Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md78"></a>
Offset: 0x28  Clock Output Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Clock Output Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The formula of output frequency is    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fout = Fin/2(N+1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fin is the input clock frequency.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fout is the frequency of divider output clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">N is the 4-bit value of FREQSEL[3:0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CLKOEN   </td><td class="markdownTableBodyLeft">Clock Output Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock Output function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock Output function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">DIV1EN   </td><td class="markdownTableBodyLeft">Clock Output Divide One Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock Output will output clock with source frequency divided by FREQSEL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock Output will output clock with source frequency.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02636">2636</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga45a66830d3ba82cabd388a5296234b75" name="ga45a66830d3ba82cabd388a5296234b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a66830d3ba82cabd388a5296234b75">&#9670;&nbsp;</a></span>CLKPSC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] PWM0 Clock Pre-Scale Register 0_1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md148"></a>
Offset: 0x14  PWM0 Clock Pre-Scale Register 0_1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">PWM0 Counter Clock Pre-scale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM0 counter is decided by clock prescaler    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM0 pair share one PWM0 counter clock prescaler    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM0 counter is divided by (CLKPSC+ 1)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08937">8937</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga924291c7424853566d0143c4f3720bf9" name="ga924291c7424853566d0143c4f3720bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924291c7424853566d0143c4f3720bf9">&#9670;&nbsp;</a></span>CLKPSC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] PWM0 Clock Pre-Scale Register 2_3 <br  />
</p>
<h2><a class="anchor" id="autotoc_md149"></a>
Offset: 0x18  PWM0 Clock Pre-Scale Register 2_3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">PWM0 Counter Clock Pre-scale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM0 counter is decided by clock prescaler    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM0 pair share one PWM0 counter clock prescaler    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM0 counter is divided by (CLKPSC+ 1)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08938">8938</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9b2e663c3c0aa2ab901db7c7889a29c6" name="ga9b2e663c3c0aa2ab901db7c7889a29c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2e663c3c0aa2ab901db7c7889a29c6">&#9670;&nbsp;</a></span>CLKPSC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] PWM0 Clock Pre-Scale Register 4_5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md150"></a>
Offset: 0x1C  PWM0 Clock Pre-Scale Register 4_5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">PWM0 Counter Clock Pre-scale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM0 counter is decided by clock prescaler    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM0 pair share one PWM0 counter clock prescaler    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM0 counter is divided by (CLKPSC+ 1)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08939">8939</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga56cc9cc573d39acc7229c0a304e2fbde" name="ga56cc9cc573d39acc7229c0a304e2fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cc9cc573d39acc7229c0a304e2fbde">&#9670;&nbsp;</a></span>CLKSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Clock Source Select Control Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md72"></a>
Offset: 0x10  Clock Source Select Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">HCLKSEL   </td><td class="markdownTableBodyLeft">HCLK Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Before clock switching, the related clock sources (both pre-select and new-select) must be turned on.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from HXT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from LXT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from LIRC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100= Clock source from HIRC1 or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from MIRC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">HIRCSEL   </td><td class="markdownTableBodyLeft">HIRC Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock source from HIRC0 (12~16MHz).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock source from HIRC1 (36MHz).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ISPSEL   </td><td class="markdownTableBodyLeft">ISP Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock source from HIRC1 or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock source from MIRC.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02630">2630</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3a7a11873705bdb81268ad8ac2d6087f" name="ga3a7a11873705bdb81268ad8ac2d6087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7a11873705bdb81268ad8ac2d6087f">&#9670;&nbsp;</a></span>CLKSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Clock Source Select Control Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md73"></a>
Offset: 0x14  Clock Source Select Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">UART0SEL   </td><td class="markdownTableBodyLeft">UART0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PWM0SEL   </td><td class="markdownTableBodyLeft">PWM0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock source from PCLK0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TMR0SEL   </td><td class="markdownTableBodyLeft">Timer0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TMR1SEL   </td><td class="markdownTableBodyLeft">Timer1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:19]   </td><td class="markdownTableBodyCenter">ADCSEL   </td><td class="markdownTableBodyLeft">ADC Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">SPI0SEL   </td><td class="markdownTableBodyLeft">SPI0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:26]   </td><td class="markdownTableBodyCenter">SPI2SEL   </td><td class="markdownTableBodyLeft">SPI2 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">WDTSEL   </td><td class="markdownTableBodyLeft">WDT Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from LXT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from HCLK/2048.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from LIRC    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:30]   </td><td class="markdownTableBodyCenter">WWDTSEL   </td><td class="markdownTableBodyLeft">WDT Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from HCLK/2048.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from LIRC   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02631">2631</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac38ba89e15ce9e37866aff665694b613" name="gac38ba89e15ce9e37866aff665694b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac38ba89e15ce9e37866aff665694b613">&#9670;&nbsp;</a></span>CLKSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Clock Source Select Control Register 2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md74"></a>
Offset: 0x18  Clock Source Select Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">UART1SEL   </td><td class="markdownTableBodyLeft">UART1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">CLKOSEL   </td><td class="markdownTableBodyLeft">Clock Divider Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TMR2SEL   </td><td class="markdownTableBodyLeft">Timer2 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TMR3SEL   </td><td class="markdownTableBodyLeft">Timer3 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">SC0SEL   </td><td class="markdownTableBodyLeft">SC0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">SC1SEL   </td><td class="markdownTableBodyLeft">SC1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">SPI1SEL   </td><td class="markdownTableBodyLeft">SPI1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:26]   </td><td class="markdownTableBodyCenter">SPI3SEL   </td><td class="markdownTableBodyLeft">SPI3 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02632">2632</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga26d6c901c2d03aebd097f6ddd5027abf" name="ga26d6c901c2d03aebd097f6ddd5027abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26d6c901c2d03aebd097f6ddd5027abf">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] PWM0 Clock Source Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md147"></a>
Offset: 0x10  PWM0 Clock Source Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">ECLKSRC0   </td><td class="markdownTableBodyLeft">PWM0_CH01 External Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">ECLKSRC2   </td><td class="markdownTableBodyLeft">PWM0_CH23 External Clock Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">ECLKSRC4   </td><td class="markdownTableBodyLeft">PWM0_CH45 External Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08936">8936</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7da7c1248264148917d20a6c088a798b" name="ga7da7c1248264148917d20a6c088a798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da7c1248264148917d20a6c088a798b">&#9670;&nbsp;</a></span>CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Timer Compare Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md139"></a>
Offset: 0x08  Timer Compare Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">Timer Compared Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT is a 24-bit compared value register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the internal 24-bit up counter value is equal to CMPDAT value, the CNTIF (TIMERx_INTSTS[0] Timer Interrupt Flag) will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Time-out period = (Period of timer clock input) * (8-bit PSC + 1) * (24-bit CMPDAT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Never write 0x0 or 0x1 in CMPDAT, or the core will run into unknown state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When the timer is operating in Continuous Counting mode (OPMODE (TIMERx_CTL[5:4] is 11), the 24-bit up counter will keep counting continuously even if user writes a new value into CMPDAT field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: When the timer is not operating in Continuous Counting mode (OPMODE (TIMERx_CTL[5:4] is not 11), the 24-bit up counter will restart counting from 0 and use the newest CMPDAT value as the timer compared value when user writes a new value into the CMPDAT field    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In addition, the prescale counter will be reloaded.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07748">7748</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga620be0780c22d5f049a4b9ebdd37a902" name="ga620be0780c22d5f049a4b9ebdd37a902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga620be0780c22d5f049a4b9ebdd37a902">&#9670;&nbsp;</a></span>CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CMP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] A/D Compare Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md291"></a>
Offset: 0x50  A/D Compare Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADCMPEN   </td><td class="markdownTableBodyLeft">A/D Compare Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set 1 to this bit to enable comparing CMPDAT (ADC_CMPx[27:16]) with specified channel conversion results when converted data is loaded into the ADC_DATx register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When this bit is set to 1 and CMPMCNT (ADC_CMPx[11:8]) is 0, the ADCMPFx (ADC_STATUS[2:1]) will be set once the match is hit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCMPIE   </td><td class="markdownTableBodyLeft">A/D Compare Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the compare function is enabled and the compare condition matches the setting of CMPCOND (ADC_CMPx[2]) and CMPMCNT (ADC_CMPx[11:8]), ADCMPFx (ADC_STATUS[2:1]) bit will be asserted, in the meanwhile, if ADCMPIE(ADC_CMPx[1]) is set to 1, a compare interrupt request will generate.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare function interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare function interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CMPCOND   </td><td class="markdownTableBodyLeft">Compare Condition    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Set the compare condition as that when a A/D conversion result is less than the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set the compare condition as that when a A/D conversion result is more than or equal to the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the internal counter reaches the value to (CMPMATCNT +1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:3]   </td><td class="markdownTableBodyCenter">CMPCH   </td><td class="markdownTableBodyLeft">Compare Channel Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this field to select which channel's result to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Valid setting of this field is channel 0~17, but channel 8~12 are reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">CMPMCNT   </td><td class="markdownTableBodyLeft">Compare Match Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND (ADC_CMPx[2]), the internal match counter will increase 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the internal counter reaches the value to (CMPMCNT+1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">Comparison Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits data is used to compare with conversion result of specified channel    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can use it to monitor the external analog input pin voltage variation in scan mode without imposing a load on software.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13378">13378</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4d6684ad7ad4efeb5c203c770e64c4d7" name="ga4d6684ad7ad4efeb5c203c770e64c4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6684ad7ad4efeb5c203c770e64c4d7">&#9670;&nbsp;</a></span>CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CMP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] A/D Compare Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md292"></a>
Offset: 0x54  A/D Compare Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADCMPEN   </td><td class="markdownTableBodyLeft">A/D Compare Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set 1 to this bit to enable comparing CMPDAT (ADC_CMPx[27:16]) with specified channel conversion results when converted data is loaded into the ADC_DATx register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When this bit is set to 1 and CMPMCNT (ADC_CMPx[11:8]) is 0, the ADCMPFx (ADC_STATUS[2:1]) will be set once the match is hit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCMPIE   </td><td class="markdownTableBodyLeft">A/D Compare Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the compare function is enabled and the compare condition matches the setting of CMPCOND (ADC_CMPx[2]) and CMPMCNT (ADC_CMPx[11:8]), ADCMPFx (ADC_STATUS[2:1]) bit will be asserted, in the meanwhile, if ADCMPIE(ADC_CMPx[1]) is set to 1, a compare interrupt request will generate.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare function interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare function interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CMPCOND   </td><td class="markdownTableBodyLeft">Compare Condition    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Set the compare condition as that when a A/D conversion result is less than the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set the compare condition as that when a A/D conversion result is more than or equal to the CMPDAT (ADC_CMPx[27:16]), the internal match counter will increase one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the internal counter reaches the value to (CMPMATCNT +1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:3]   </td><td class="markdownTableBodyCenter">CMPCH   </td><td class="markdownTableBodyLeft">Compare Channel Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this field to select which channel's result to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Valid setting of this field is channel 0~17, but channel 8~12 are reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">CMPMCNT   </td><td class="markdownTableBodyLeft">Compare Match Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND (ADC_CMPx[2]), the internal match counter will increase 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the internal counter reaches the value to (CMPMCNT+1), the ADCMPFx (ADC_STATUS[2:1]) bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">Comparison Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits data is used to compare with conversion result of specified channel    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can use it to monitor the external analog input pin voltage variation in scan mode without imposing a load on software.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13379">13379</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8196cda59f2e003823d4f042a2a82b62" name="ga8196cda59f2e003823d4f042a2a82b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8196cda59f2e003823d4f042a2a82b62">&#9670;&nbsp;</a></span>CMPBUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x031c] PWM0 CMPDAT0 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md199"></a>
Offset: 0x31C  PWM0 CMPDAT0 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09027">9027</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2ba978d8268696024a8e4a731621c664" name="ga2ba978d8268696024a8e4a731621c664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba978d8268696024a8e4a731621c664">&#9670;&nbsp;</a></span>CMPBUF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0320] PWM0 CMPDAT1 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md200"></a>
Offset: 0x320  PWM0 CMPDAT1 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09028">9028</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga62827975e9e0eda41c287551b62f926a" name="ga62827975e9e0eda41c287551b62f926a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62827975e9e0eda41c287551b62f926a">&#9670;&nbsp;</a></span>CMPBUF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0324] PWM0 CMPDAT2 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md201"></a>
Offset: 0x324  PWM0 CMPDAT2 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09029">9029</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga57db05b384c629885d04fe2244e693ec" name="ga57db05b384c629885d04fe2244e693ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57db05b384c629885d04fe2244e693ec">&#9670;&nbsp;</a></span>CMPBUF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0328] PWM0 CMPDAT3 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md202"></a>
Offset: 0x328  PWM0 CMPDAT3 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09030">9030</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae6d01eeab484cf7c1e2cbed67c0e19db" name="gae6d01eeab484cf7c1e2cbed67c0e19db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d01eeab484cf7c1e2cbed67c0e19db">&#9670;&nbsp;</a></span>CMPBUF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x032c] PWM0 CMPDAT4 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md203"></a>
Offset: 0x32C  PWM0 CMPDAT4 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09031">9031</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa477b001a556263cdc12a379be005016" name="gaa477b001a556263cdc12a379be005016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa477b001a556263cdc12a379be005016">&#9670;&nbsp;</a></span>CMPBUF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0330] PWM0 CMPDAT5 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md204"></a>
Offset: 0x330  PWM0 CMPDAT5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09032">9032</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga864f66b5bd55e4c77eb26681f468939b" name="ga864f66b5bd55e4c77eb26681f468939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864f66b5bd55e4c77eb26681f468939b">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] PWM0 Comparator Register 0,1,2,3,4,5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md154"></a>
Offset: 0x50  PWM0 Comparator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">PWM0 Comparator Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT use to compare with CNTR to generate PWM0 waveform, interrupt and trigger ADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In independent mode, CMPDAT0~5 denote as 6 independent PWM0_CH0~5 compared point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In complementary mode, CMPDAT0, 2, 4 denote as first compared point, and CMPDAT1, 3, 5 denote as second compared point for the corresponding 3 complementary pairs PWM0_CH0 and PWM0_CH1, PWM0_CH2 and PWM0_CH3, PWM0_CH4 and PWM0_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08949">8949</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga02ba8611ea15b2d559ef0efb5837297f" name="ga02ba8611ea15b2d559ef0efb5837297f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ba8611ea15b2d559ef0efb5837297f">&#9670;&nbsp;</a></span>CNT <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Timer Counter Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md142"></a>
Offset: 0x14  Timer Counter Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer Counter Data (Read)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field can reflect the internal 24-bit timer counter value or external event input counter value from Tx (x=0~3) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Counter Reset (Write)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can write any value to TIEMRx_CNT to reset internal 24-bit timer up-counter and 8-bit pre-scale counter    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This reset operation wouldn't affect any other timer control registers and circuit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After reset completed, the 24-bit timer up-counter and 8-bit pre-scale counter restart the counting based on the TIMERx_CTL register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">RSTACT   </td><td class="markdownTableBodyLeft">Reset Active    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates if the counter reset operation active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When user write this register, timer starts to reset its internal 24-bit timer up-counter and 8-bit pre-scale counter to 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">At the same time, timer set this flag to 1 to indicate the counter reset operation is in progress    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the counter reset operation done, timer clear this bit to 0 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Reset operation is done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset operation triggered by writing TIMERx_CNT is in progress.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only. Write operation wouldn't take any effect.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07751">7751</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga00dc00899d9865b98a341e81f2076a79" name="ga00dc00899d9865b98a341e81f2076a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00dc00899d9865b98a341e81f2076a79">&#9670;&nbsp;</a></span>CNT <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] PWM0 Counter Register 0,2,4 <br  />
</p>
<h2><a class="anchor" id="autotoc_md158"></a>
Offset: 0x90  PWM0 Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">PWM0 Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can monitor CNTR to know the current value in 16-bit period counter.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DIRF   </td><td class="markdownTableBodyLeft">PWM0 Direction Indicator Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Counter is Down count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Counter is UP count.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08959">8959</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga81f4cf53ee26f1dd8d461f16a248690f" name="ga81f4cf53ee26f1dd8d461f16a248690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f4cf53ee26f1dd8d461f16a248690f">&#9670;&nbsp;</a></span>CNT <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Window Watchdog Timer Counter Value Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md212"></a>
Offset: 0x10  Window Watchdog Timer Counter Value Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">WWDT_VAL   </td><td class="markdownTableBodyLeft">WWDT Counter Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register reflects the current counter value of window watchdog.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09766">9766</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4007af1d755886a77159920ae02faae1" name="ga4007af1d755886a77159920ae02faae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4007af1d755886a77159920ae02faae1">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] PWM0 Clear Counter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md152"></a>
Offset: 0x24  PWM0 Clear Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTCLR0   </td><td class="markdownTableBodyLeft">Clear PWM0 Counter Control Bit 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit PWM0 counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CNTCLR2   </td><td class="markdownTableBodyLeft">Clear PWM0 Counter Control Bit 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit PWM0 counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CNTCLR4   </td><td class="markdownTableBodyLeft">Clear PWM0 Counter Control Bit 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit PWM0 counter to 0000H.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08941">8941</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0ff9223b5a31e3a1d467e63bfd815a41" name="ga0ff9223b5a31e3a1d467e63bfd815a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff9223b5a31e3a1d467e63bfd815a41">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] PWM0 Counter Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md151"></a>
Offset: 0x20  PWM0 Counter Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTEN0   </td><td class="markdownTableBodyLeft">PWM0 Counter Enable Bit 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 Counter0_1 and clock prescaler0 Stop Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 Counter0_1 and clock prescaler0 Start Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CNTEN2   </td><td class="markdownTableBodyLeft">PWM0 Counter Enable Bit 2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 Counter2_3 and clock prescaler2 Stop Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 Counter2_3 and clock prescaler2 Start Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CNTEN4   </td><td class="markdownTableBodyLeft">PWM0 Counter Enable Bit 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 Counter4_5 and clock prescaler4 Stop Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 Counter4_5 and clock prescaler4 Start Running.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08940">8940</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4da5f81d90cb4cb5d0853bf2b58b8aeb" name="ga4da5f81d90cb4cb5d0853bf2b58b8aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da5f81d90cb4cb5d0853bf2b58b8aeb">&#9670;&nbsp;</a></span>CNTn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CNTn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] PDMA channel n Transfer Count Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md116"></a>
Offset: 0x0C  PDMA channel n Transfer Count Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">TCNT   </td><td class="markdownTableBodyLeft">PDMA Transfer Count Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 16-bit transfer count number of PDMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">PCNTITH   </td><td class="markdownTableBodyLeft">PDMA Periodic Count Interrupt Threshold    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates how many data transferred to generate periodic interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: write 0 to this field to disable this function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07003">7003</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3ab1e79027763b85d0f8b1bf6f3d3416" name="ga3ab1e79027763b85d0f8b1bf6f3d3416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ab1e79027763b85d0f8b1bf6f3d3416">&#9670;&nbsp;</a></span>CSAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CSAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] PDMA channel n Current Source Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md117"></a>
Offset: 0x14  PDMA channel n Current Source Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">CSA   </td><td class="markdownTableBodyLeft">PDMA Current Source Address Bits (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the source address where the PDMA transfer just occurred.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07007">7007</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga866ac85ee6467a60cc37822d1e57111c" name="ga866ac85ee6467a60cc37822d1e57111c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga866ac85ee6467a60cc37822d1e57111c">&#9670;&nbsp;</a></span>CTL <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] CRC Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md123"></a>
Offset: 0x00  CRC Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CRCEN   </td><td class="markdownTableBodyLeft">CRC Channel Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC operation Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When operating in CRC DMA mode (TRIGEN (CRC_CTL[23]) = 1), if user clears this bit, the PDMA operation will be continuous until all CRC DMA operation is done, and the TRIGEN bit will keep 1 until all CRC DMA operation done    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">But in this case, the CRCTDIF (CRC_DMAINTSTS[1]) flag will be inactive, user can read CRC checksum result only if TRIGEN clears to 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When operating in CRC DMA mode (TRIGEN (CRC_CTL[23]) = 1), if user wants to stop the transfer immediately, user can write 1 to CRCRST (CRC_CTL[1]) bit to stop the transmission.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CRCRST   </td><td class="markdownTableBodyLeft">CRC Engine Reset Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the internal CRC state machine and internal buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The others contents of CRC_CTL register will not be cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When operating in CPU mode, setting this bit will reload the seed value from CRC_SEED register as checksum initial value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TRIGEN   </td><td class="markdownTableBodyLeft">Trigger Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to trigger the CRC DMA transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC DMA data read or write transfer Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If this bit asserts which indicates the CRC engine operation in CRC DMA mode, do not fill in any data in CRC_DAT register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When CRC DMA transfer completed, this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If the bus error occurs when CRC DMA transfer data, all CRC DMA transfer will be stopped    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User must reset all DMA channel before trigger DMA again.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DATREV   </td><td class="markdownTableBodyLeft">Write Data Bit Order Reverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the bit order reverse function for writing data value in CRC_DTA register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bit order reverse for CRC data write in Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bit order reverse for CRC data write in Enabled (per byte).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the write data is 0xAABBCCDD, the bit order reverse for CRC data write in is 0x55DD33BB.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">CHKSREV   </td><td class="markdownTableBodyLeft">Checksum Bit Order Reverse    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the bit order reverse function for checksum result in CRC_CHECKSUM register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bit order reverse for CRC checksum Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bit order reverse for CRC checksum Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the checksum result is 0XDD7B0F2E, the bit order reverse for CRC checksum is 0x74F0DEBB    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">DATFMT   </td><td class="markdownTableBodyLeft">Write Data 1's Complement    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the 1's complement function for write data value in CRC_DTA register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1's complement for CRC writes data in Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1's complement for CRC writes data in Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">CHKSFMT   </td><td class="markdownTableBodyLeft">Checksum 1's Complement    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the 1's complement function for checksum result in CRC_CHECKSUM register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1's complement for CRC checksum Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1's complement for CRC checksum Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">DATLEN   </td><td class="markdownTableBodyLeft">CPU Write Data Length    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CPU write data length only when operating in CPU mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = The write data length is 8-bit mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = The write data length is 16-bit mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = The write data length is 32-bit mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is only valid when operating in CPU mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When the write data length is 8-bit mode, the valid data in CRC_DAT register is only DATA [7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register is only DATA [15:0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:30]   </td><td class="markdownTableBodyCenter">CRCMODE   </td><td class="markdownTableBodyLeft">CRC Polynomial Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CRC operation polynomial mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = CRC-CCITT Polynomial Mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = CRC-8 Polynomial Mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CRC-16 Polynomial Mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CRC-32 Polynomial Mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07167">7167</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga864eb3cd83034391eb171fb7ff8ee414" name="ga864eb3cd83034391eb171fb7ff8ee414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864eb3cd83034391eb171fb7ff8ee414">&#9670;&nbsp;</a></span>CTL <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Timer Control and Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md137"></a>
Offset: 0x00  Timer Control and Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTEN   </td><td class="markdownTableBodyLeft">Timer Counting Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops/Suspends counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Starts counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: In stop status, set CNTEN to 1 enables 24-bit counter keeps up counting from the last stop counting value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is auto-cleared by hardware in one-shot mode (OPMODE (TIMERx_CTL[5:4]) = 00) when the timer interrupt flag TIF (TIMERx_INTSTS[0]) is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: Writing this bit 1 will not take any effect if RSTCNT (TIMERx_CTL[1]) is also set to 1 at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RSTCNT   </td><td class="markdownTableBodyLeft">Timer Counter Reset Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will reset the internal 8-bit prescale counter, 24-bit up counter value CNT (TIMERx_CNT[23:0]) and also force CNTEN (TIMERx_CTL[0]) to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset internal 8-bit prescale counter, 24-bit up counter value and CNTEN bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be auto cleared and takes at least 3 TIMERx_CLK clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">WKEN   </td><td class="markdownTableBodyLeft">Wake-up Function Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, while CNTIF (TIMERx_INTSTS[0]) or CAPIF (TIMERx_INTSTS[1]) is 1, the timer interrupt signal will generate a wake-up trigger event to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up function Disabled if timer interrupt signal generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up function Enabled if timer interrupt signal generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ICEDEBUG   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement affects TIMER counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Timer counter will be held while CPU is held by ICE.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Timer counter will keep going no matter CPU is held by ICE or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer Counting Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = The Timer controller is operated in One-shot mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = The Timer controller is operated in Periodic mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = The Timer controller is operated in Toggle-output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = The Timer controller is operated in Continuous Counting mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ACTSTS   </td><td class="markdownTableBodyLeft">Timer Active Status Bit (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the 24-bit up counter status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 24-bit up counter is not active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 24-bit up counter is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">TRGADC   </td><td class="markdownTableBodyLeft">Trigger ADC Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, timer time-out interrupt or capture interrupt can trigger ADC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer interrupt trigger ADC Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer interrupt trigger ADC Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If TRGSSEL (TIMERx_CTL[11]) is set to 0, the time-out interrupt signal will trigger ADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TRGSSEL (TIMERx_CTL[11]) is set to 1, the capture interrupt signal will trigger ADC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">TRGPDMA   </td><td class="markdownTableBodyLeft">Timer Trigger PDMA Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, timer time-out interrupt or capture interrupt can trigger PDMA.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer interrupt trigger PWM Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer interrupt trigger PWM Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If TRGSSEL (TIMERx_CTL[11]) is set to 0, the time-out interrupt signal will trigger PWM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TRGSSEL (TIMERx_CTL[11]) is set to 1, the capture interrupt signal will trigger PWM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">TRGSSEL   </td><td class="markdownTableBodyLeft">Trigger Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, capture interrupt can trigger ADC, PDMA and PWM    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Otherwise, time-out interrupt can trigger ADC, PDMA and PWM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Time-out interrupt is used to trigger ADC, PDMA and PWM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture interrupt is used to trigger ADC, PDMA and PWM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">EXTCNTEN   </td><td class="markdownTableBodyLeft">Event Counter Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is for external counting pin function enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Event counter mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Event counter mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When timer is used as an event counter, this bit should be set to 1 and HCLK as timer clock source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CNTPHASE   </td><td class="markdownTableBodyLeft">Timer External Count Phase    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the detection phase of external counting pin Tx (x= 0~3).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = A Falling edge of external counting pin will be counted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = A Rising edge of external counting pin will be counted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">CNTDBEN   </td><td class="markdownTableBodyLeft">Timer Counter Pin De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx (x= 0~3) pin de-bounce Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx (x= 0~3) pin de-bounce Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If this bit is set to 1, the edge detection of Tx pin is detected with de-bounce circuit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CAPEN   </td><td class="markdownTableBodyLeft">Timer External Capture Pin Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables the Tx_EXT pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: For TIMERx_CTL, if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPEN will be forced to low and the TC pin transition is ignored (where x = 0 or 2).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: For TIMERx+1_CTL, if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPEN will be forced to high (where x = 0 or 2).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CAPFUNCS   </td><td class="markdownTableBodyLeft">Capture Function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Capture Mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Reset Mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When CAPFUNCS is 0, transition on Tx_EXT (x= 0~3) pin is using to save the 24-bit timer counter value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When CAPFUNCS is 1, transition on Tx_EXT (x= 0~3) pin is using to reset the 24-bit timer counter value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: For TIMERx+1_CTL (x = 0 or 2), if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPFUNCS will be forced to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">CAPEDGE   </td><td class="markdownTableBodyLeft">Timer External Capture Pin Edge Detection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For timer counter reset function and free-counting mode of timer capture function, the configurations are:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = A Falling edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = A Rising edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Either Rising or Falling edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Either Rising or Falling edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For trigger-counting mode of timer capture function, the configurations are:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 1st falling edge on TC pin triggers 24-bit timer to start counting, while 2nd falling edge triggers 24-bit timer to stop counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 1st rising edge on TC pin triggers 24-bit timer to start counting, while 2nd rising edge triggers 24-bit timer to stop counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Falling edge on TC pin triggers 24-bit timer to start counting, while rising edge triggers 24-bit timer to stop counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Rising edge on TC pin triggers 24-bit timer to start counting, while falling edge triggers 24-bit timer to stop counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For TIMERx+1_CTL, if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPEDGE will be forced to 11 (where x = 0 or 2).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CAPCNTMD   </td><td class="markdownTableBodyLeft">Timer Capture Counting Mode Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the behavior of 24-bit up-counting timer while CAPEN (TIMERx_CTL[16]) is set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is 0, the free-counting mode, the behavior of 24-bit up-counting timer is defined by OPMODE (TIMERx_CTL[5:4]) field    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CAPEN (TIMERx_CTL[16]) is set, CAPFUNCS (TIMERx_CTL[17]) is 0, and the transition of TC pin matches the CAPEDGE (TIMERx_CTL[19:18]) setting, the value of 24-bit up-counting timer will be saved into register TIMERx_CAP.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is 1, Trigger-counting mode, 24-bit up-counting timer will be not counting and keep its value at 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CAPEN (TIMERx_CTL[16]) is set, CAPFUNCS (TIMERx_CTL[17]) is 0, and once the transition of external pin matches the 1st transition of CAPEDGE (TIMERx_CTL[19:18]) setting, the 24-bit up-counting timer will start counting    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">And then if the transition of external pin matches the 2nd transition of CAPEDGE (TIMERx_CTL[19:18]) setting, the 24-bit up-counting timer will stop counting    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">And its value will be saved into register TIMERx_CAP.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture with free-counting timer mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture with trigger-counting timer mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For TIMERx+1_CTL, if INTRTGEN (TIMERx_CTL[24]) is set, the CAPCNTMD will be forced to high, the capture with Trigger-counting Timer mode (where x = 0 or 2).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">CAPDBEN   </td><td class="markdownTableBodyLeft">Timer External Capture Pin De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin de-bounce Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin de-bounce Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If this bit is enabled, the edge detection of Tx_EXT pin is detected with de-bounce circuit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: For Timer 1 and 3, when INTRTGEN (TIMERx_CTL[24]) is high, the capture signal is from internal of chip and the de-bounce circuit would not take effect no matter this bit is high or low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">CMPCTL   </td><td class="markdownTableBodyLeft">Timer Compared Mode Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The behavior selection in one-shot, periodic or Toggle-output mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When user updates CMPDAT (TIMERx_CMP) while timer is running in One-shot, Periodic or Toggle-output mode, CNT (TIMERx_CNT) will be reset to default value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The behavior selection in one-shot, periodic or Toggle-output mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When user updates CMPDAT (TIMERx_CMP) while timer is running in One-shot, Periodic or Toggle-output mode, the limitations as bellows list,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If updated CMPDAT (TIMERx_CMP) value &gt; CNT (TIMERx_CNT), CMPDAT (TIMERx_CMP) will be updated and CNT (TIMERx_CNT) keep running continually.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If updated CMPDAT (TIMERx_CMP) value = CNT (TIMERx_CNT), timer time-out interrupt will be asserted immediately.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If updated CMPDAT (TIMERx_CMP) value &lt; CNT (TIMERx_CNT), CNT (TIMERx_CNT) will be reset to default value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">At the same time, prescale counter reloaded.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">INTRTGEN   </td><td class="markdownTableBodyLeft">Inter-timer Trigger Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If INTRTGEN is set to 1 TIMERx (x = 0 or 2), TIMERx and Timerx=1 are operating at inter-timer trigger mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When Inter-timer Trigger function is enabled, TIMERx is operating at event counting mode to count the input event from Tx pin and TIMERx+1 is operating at external capture trigger-counting mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Inter-timer trigger function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Inter-timer trigger function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In TIMERx+1_CTL, this bit is always 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">INTRTGMD   </td><td class="markdownTableBodyLeft">Inter-timer Trigger Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls the TIMERx (x = 0 or 2) operating behavior when INTRTGEN (TIMERx_CTL[24]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If INTRTGMD is set to 0 and INTRTGEN (TIMERx_CTL[24]) is set to 1, the TIMERx is operating at event counting mode to count the all input events from Tx pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If INTRTGMD and INTRTGEN (TIMERx_CTL[24]) are both set to 1, TIMERx is operating at event counting mode and the number of first incoming events (defined by EVNTDPCNT (TIMERx_ECTL[31:24])) are ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TIMERx count the all input events from Tx pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TIMERx ignored the number of first incoming events based on EVNTDPCNT (TIMERx_ECTL[31:24]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In TIMERx+1_CTL, this bit is always 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">TRGPWM   </td><td class="markdownTableBodyLeft">Trigger PWM Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, timer time-out interrupt or capture interrupt can trigger PWM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer interrupt trigger PWM Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer interrupt trigger PWM Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If TRGSSEL (TIMERx_CTL[11]) = 0, time-out interrupt signal will trigger PWM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TRGSSEL (TIMERx_CTL[11]) = 1, capture interrupt signal will trigger PWM.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07746">7746</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadda8c6adbe3d0f31f2d8422311899d1e" name="gadda8c6adbe3d0f31f2d8422311899d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda8c6adbe3d0f31f2d8422311899d1e">&#9670;&nbsp;</a></span>CTL <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Watchdog Timer Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md205"></a>
Offset: 0x00  Watchdog Timer Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WTR   </td><td class="markdownTableBodyLeft">Clear Watchdog Timer (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will clear the Watchdog timer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the contents of the Watchdog timer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be auto cleared after 1 PCLK clock cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WTRE   </td><td class="markdownTableBodyLeft">Watchdog Timer Reset Function Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will enable the Watchdog timer reset function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer reset function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog timer reset function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">WTWKE   </td><td class="markdownTableBodyLeft">Watchdog Timer Wake-up Function Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer Wake-up CPU function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up function Enabled so that Watchdog timer time-out can wake up CPU from Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">WTE   </td><td class="markdownTableBodyLeft">Watchdog Timer Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer Disabled (this action will reset the internal counter).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog timer Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">WTIS   </td><td class="markdownTableBodyLeft">Watchdog Timer Interval Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The three bits select the time-out interval for the Watchdog timer. This count is free running counter.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to Table 6.11-1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">WTRDSEL   </td><td class="markdownTableBodyLeft">Watchdog Timer Reset Delay Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When watchdog timeout happened, software has a time named watchdog reset delay period to clear watchdog timer to prevent watchdog reset happened    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can select a suitable value of watchdog reset delay period for different watchdog timeout period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Watchdog reset delay period is 1026 watchdog clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Watchdog reset delay period is 130 watchdog clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Watchdog reset delay period is 18 watchdog clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Watchdog reset delay period is 3 watchdog clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be reset if watchdog reset happened    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DBGEN   </td><td class="markdownTableBodyLeft">WDT Debug Mode Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT stopped counting if system is in Debug mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WDT still counted even system is in Debug mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09649">9649</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac82f14b2e02f4f63afd0b12ba571bca4" name="gac82f14b2e02f4f63afd0b12ba571bca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac82f14b2e02f4f63afd0b12ba571bca4">&#9670;&nbsp;</a></span>CTL <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Window Watchdog Timer Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md209"></a>
Offset: 0x04  Window Watchdog Timer Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WWDTEN   </td><td class="markdownTableBodyLeft">Window Watchdog Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to enable Window Watchdog timer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Window Watchdog timer function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Window Watchdog timer function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PERIODSEL   </td><td class="markdownTableBodyLeft">WWDT Pre-scale Period Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These three bits select the pre-scale for the WWDT counter period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer toTable 6.12-1 WWDT Prescaler Value Selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">WINCMP   </td><td class="markdownTableBodyLeft">WWDT Window Compare Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this register to adjust the valid reload window.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: WWDTRLD register can only be written when WWDT counter value between 0 and WINCMP, otherwise WWDT will generate RESET signal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DBGEN   </td><td class="markdownTableBodyLeft">WWDT Debug Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WWDT stopped count if system is in Debug mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WWDT still counted even system is in Debug mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09763">9763</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5d7098b2e65c064be85bd9349eeb8465" name="ga5d7098b2e65c064be85bd9349eeb8465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d7098b2e65c064be85bd9349eeb8465">&#9670;&nbsp;</a></span>CTL <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] SC Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md252"></a>
Offset: 0x04  SC Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SCEN   </td><td class="markdownTableBodyLeft">SC Engine Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to enable SC operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is cleared, SC will force all transition to IDLE state    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: SCEN must be set to 1 before filling in other registers, or smart card will not work properly.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If SCEN is activated, all function can work correctly    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SCEN is not activated, when CPU write data to SMC, only Flip-flop which works in PCLK domain will turn on for two PCLK cycle, Flip-flop working in SCLK domain will not be turn on.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXOFF   </td><td class="markdownTableBodyLeft">RX Transition Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The receiver Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The receiver Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If AUTOCEN (SC_CTL[3])is enabled, these fields must be ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: After hardware activation and hardware warm reset are done, RXOFF is set to 0 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXOFF   </td><td class="markdownTableBodyLeft">TX Transition Disable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The transceiver Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The transceiver Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">AUTOCEN   </td><td class="markdownTableBodyLeft">Auto Convention Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-convention Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-convention Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When hardware receives TS in answer to reset state and the TS is direct convention, CONSEL(SC_CTL[5:4]) will be set to 00 automatically, otherwise if the TS is inverse convention, and CONSEL (SC_CTL[5:4]) will be set to 11.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software enables auto convention function, the setting step must be done before Answer to Reset state and the first data must be 0x3B or 0x3F    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After hardware received first data and stored it at buffer, hardware will decided the convention and change the CONSEL (SC_CTL[5:4]) bits automatically    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the first data is not 0x3B or 0x3F, hardware will generate an interrupt INT_ACON_ERR (if ACERRIEN (SC_INTEN[10]) = 1 to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">CONSEL   </td><td class="markdownTableBodyLeft">Convention Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Direct convention.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Inverse convention.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If AUTOCEN(SC_CTL[3]) is enabled, this field is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RXTRGLV   </td><td class="markdownTableBodyLeft">Rx Buffer Trigger Level    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the receiving buffer equals the RXTRGLV, the RDAIF will be set (if [RDAIEN](SC_INTEN[0]) is enabled, an interrupt will be generated).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = INTR_RDA Trigger Level with 01 Bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = INTR_RDA Trigger Level with 02 Bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = INTR_RDA Trigger Level with 03 Bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">BGT   </td><td class="markdownTableBodyLeft">Block Guard Time (BGT)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Block guard time means the minimum bit length between the leading edges of two consecutive characters between different transfer directions    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the counter for the bit length of block guard time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">According to ISO7816-3, in T = 0 mode, software must fill 15 (real block guard time = 16.5) to this field; in T = 1 mode, software must fill 21 (real block guard time = 22.5) to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The real block guard time is BGT + 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:13]   </td><td class="markdownTableBodyCenter">TMRSEL   </td><td class="markdownTableBodyLeft">Timer Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = All internal timer function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Internal 24 bit timer and two 8 bit timers Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure them by setting SC_TMRCTL0 [23:0], SC_TMRCTL1 [7:0] and SC_TMRCTL2 [7:0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Other configurations are reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">NSB   </td><td class="markdownTableBodyLeft">Stop Bit Length    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the length of stop bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The stop bit length is 2 ETU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The stop bit length is 1 ETU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The default stop bit length is 2. SMC and UART adopt NSB to program the stop bit length.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">RXRTY   </td><td class="markdownTableBodyLeft">RX Error Retry Count Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the maximum number of receiver retries that are allowed when parity error has occurred    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The real retry number is RX_ERETRY + 1, so 8 is the maximum retry number.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field cannot be changed when RX_ERETRY_EN enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The change flow is to disable RX_ETRTRY_EN first and then fill in new retry value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">RXRTYEN   </td><td class="markdownTableBodyLeft">RX Error Retry Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables receiver retry function when parity error has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX error retry function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX error retry function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software must fill in the RXRTY value before enabling this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">TXRTY   </td><td class="markdownTableBodyLeft">TX Error Retry Count Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the maximum number of transmitter retries that are allowed when parity error has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The real retry number is TXRTY + 1, so 8 is the maximum retry number.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field cannot be changed when TXRTYEN enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The change flow is to disable TXRTYEN first and then fill in new retry value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TXRTYEN   </td><td class="markdownTableBodyLeft">TX Error Retry Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables transmitter retry function when parity error has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX error retry function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX error retry function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">CDDBSEL   </td><td class="markdownTableBodyLeft">Card Detect De-bounce Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the card detect de-bounce selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = De-bounce sample card insert once per 384 (128 * 3) engine clocks and de-bounce sample card removal once per 128 engine clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Other configurations are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit before writing a new value to RXRTY and TXRTY.SYNC flag is    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = synchronizing is completion, user can write new data to RXRTY and TXRTY.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11785">11785</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga637638a4c4885036f63958ef0044ca5f" name="ga637638a4c4885036f63958ef0044ca5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga637638a4c4885036f63958ef0044ca5f">&#9670;&nbsp;</a></span>CTL <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] I2C Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md266"></a>
Offset: 0x00  I2C Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">I2CEN   </td><td class="markdownTableBodyLeft">I2C Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">AA   </td><td class="markdownTableBodyLeft">Assert Acknowledge Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When AA =1 prior to address or data is received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1.)A slave is acknowledging the address sent from master,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2.) The receiver devices are acknowledging the data sent by transmitter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">STO   </td><td class="markdownTableBodyLeft">I2C STOP Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Master mode, setting STO to transmit a STOP condition to bus then I2C controller will check the bus condition if a STOP condition is detected    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared by hardware automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">STA   </td><td class="markdownTableBodyLeft">I2C START Command    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting STA to logic 1 to enter Master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SI   </td><td class="markdownTableBodyLeft">I2C Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When a new state is present in the I2C_STATUS register, if the INTEN bit is set, the I2C interrupt is requested    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It must write one by software to this bit after the INTSTS (I2C_INTSTS[0]) is set to 1 and the I2C protocol function will go ahead until the STOP is active or the I2CEN is disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C's Status disabled and the I2C protocol function will go ahead.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C's Status active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If software wants to skip clearing INTSTS (I2C_INTSTS[0]), it also can write 1 to SI bit and must set INTEN bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">That INTSTS (I2C_INTSTS[0]) will be cleared when SI is cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">INTEN   </td><td class="markdownTableBodyLeft">Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12314">12314</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4af14c012bab1f4978af2ced01bb3ea7" name="ga4af14c012bab1f4978af2ced01bb3ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af14c012bab1f4978af2ced01bb3ea7">&#9670;&nbsp;</a></span>CTL <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] SPI Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md278"></a>
Offset: 0x00  SPI Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GOBUSY   </td><td class="markdownTableBodyLeft">SPI Transfer Control Bit and Busy Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Writing this bit 0 will stop data transfer if SPI is transferring.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = In Master mode, writing 1 to this bit will start the SPI data transfer; In Slave mode, writing '1' to this bit indicates that the slave is ready to communicate with a master.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the FIFO mode is disabled, during the data transfer, this bit keeps the value of '1'    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As the transfer is finished, this bit will be cleared automatically    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can read this bit to check if the SPI is in busy status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In FIFO mode, this bit will be controlled by hardware    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software should not modify this bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In slave mode, this bit always returns 1 when software reads this register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In master mode, this bit reflects the busy or idle status of SPI.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1.When FIFO mode is disabled, all configurations should be set before writing 1 to the GOBUSY bit in the SPI_CTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When FIFO bit is disabled and the software uses TX or RX PDMA function to transfer data, this bit will be cleared after the PDMA controller finishes the data transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXNEG   </td><td class="markdownTableBodyLeft">Receive on Negative Edge    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The received data is latched on the rising edge of SPI_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The received data is latched on the falling edge of SPI_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to Edge section.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXNEG   </td><td class="markdownTableBodyLeft">Transmit on Negative Edge    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The transmitted data output is changed on the rising edge of SPI_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The transmitted data output is changed on the falling edge of SPI_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to Edge section.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:3]   </td><td class="markdownTableBodyCenter">DWIDTH   </td><td class="markdownTableBodyLeft">Data Width    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field specifies how many bits can be transmitted / received in one transaction    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The minimum bit length is 8 bits and can be up to 32 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01000 = 8 bits are transmitted in one transaction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01001 = 9 bits are transmitted in one transaction.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01010 = 10 bits are transmitted in one transaction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">--&mdash;    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11111 = 31 bits are transmitted in one transaction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00000 = 32 bits are transmitted in one transaction.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">LSB   </td><td class="markdownTableBodyLeft">Send LSB First    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The MSB, which bit of transmit/receive register depends on the setting of DWIDTH (SPI_CTL[7:3]), is transmitted/received first.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The LSB, bit 0 of the SPI_TX0/1, is sent first to the the SPI data output pin, and the first bit received from the SPI data input pin will be put in the LSB position of the RX register (SPI_RX0/1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to LSB first section.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CLKPOL   </td><td class="markdownTableBodyLeft">Clock Polarity    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The default level of SPI_CLK is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The default level of SPI_CLK is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to Clock Parity section.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">SUSPITV   </td><td class="markdownTableBodyLeft">Suspend Interval (Master Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKPOL = 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CLKPOL = 1, the interval is from the rising clock edge to the falling clock edge.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is 0x3    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The desired suspend interval is obtained according to the following equation: )(SP_]YCLE[3]0) + 0.5) * period of SPI_CLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0x0 .... 0.5 SPI_CLK clock cycle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0x1 .... 1.5 SPI_CLK clock cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">......    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0xE .... 14.5 SPI_CLK clock cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0xF .... 15.5 SPI_CLK clock cycle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">UNITIEN   </td><td class="markdownTableBodyLeft">Unit Transfer Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI unit transfer interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI unit transfer interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">SLAVE   </td><td class="markdownTableBodyLeft">Slave Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI controller set as Master mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI controller set as Slave mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to Slave Selection section    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">REORDER   </td><td class="markdownTableBodyLeft">Byte Reorder Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Byte reorder function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable byte reorder function and insert a byte suspend interval among each byte    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The setting of DWIDTH must be configured as 00b ( 32 bits/ word)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The suspend interval is defined in SUSPITV. Refer to Byte Reorder section.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Byte Suspend is only used in SPI Byte Reorder mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">FIFOM   </td><td class="markdownTableBodyLeft">FIFO Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FIFO mode Disabled (in Normal mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FIFO mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Refer to FIFO Mode section.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">TWOBIT   </td><td class="markdownTableBodyLeft">2-bit Transfer Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 2-bit transfer mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 2-bit transfer mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to Two Bit Transfer Mode section    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: automatically    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">DUALDIR   </td><td class="markdownTableBodyLeft">Dual I/O Mode Direction Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Date read in the Dual I/O Mode function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data write in the Dual I/O Mode function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to Dual I/O Mode section.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">DUALIOEN   </td><td class="markdownTableBodyLeft">Dual I/O Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dual I/O Mode function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dual I/O Mode function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to Dual I/O Mode section.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">WKSSEN   </td><td class="markdownTableBodyLeft">Wake-up by Slave Select Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The Slave select wake-up function is only available in SPI Slave mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the system enters Power-down mode, the system can be wake-up from the SPI controller if this bit is enabled and there is any toggle on the SPI_SS port    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After the system wake-up, this bit must be cleared by user to disable the wake-up requirement.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">WKCLKEN   </td><td class="markdownTableBodyLeft">Wake-up by SPI Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the system enters Power-down mode, the system can be wake-up from the SPI controller if this bit is enabled and there is any toggle on the SPI_CLK port    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After the system wake-up, this bit must be cleared by user to disable the wake-up requirement.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12822">12822</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaaca0e968b8f2b61d65a92cee1c1098db" name="gaaca0e968b8f2b61d65a92cee1c1098db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaca0e968b8f2b61d65a92cee1c1098db">&#9670;&nbsp;</a></span>CTL <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] A/D Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md289"></a>
Offset: 0x48  A/D Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADCEN   </td><td class="markdownTableBodyLeft">A/D Converter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = A/D Converter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = A/D Converter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Before starting A/D conversion function, this bit should be set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Clear it to 0 to disable A/D converter analog circuit to save power consumption.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCIEN   </td><td class="markdownTableBodyLeft">A/D Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A/D conversion end interrupt request is generated if ADCIEN (ADC_CTL[1]) bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = A/D interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = A/D interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">ADMD   </td><td class="markdownTableBodyLeft">A/D Converter Operation Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Single conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Single-cycle scan.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Continuous scan.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">HWTRGSEL   </td><td class="markdownTableBodyLeft">Hardware Trigger Source Select Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In hardware trigger mode, ADC starts to convert by the external trigger from STADC pin or PWM trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00= A/D conversion is started by external STADC pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01= Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10= Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11= A/D conversion is started by PWM0 trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software should disable HWTRGEN (ADC_CTL[8]) and clear SWTRG (ADC_CTL[11]) before change HWTRGSEL (ADC_CTL[5:4]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">HWTRGCOND   </td><td class="markdownTableBodyLeft">Hardware External Trigger Condition    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These two bits decide external pin STADC trigger event is level or edge    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = High level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Falling edge.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Rising edge.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">HWTRGEN   </td><td class="markdownTableBodyLeft">Hardware External Trigger Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Enable or disable triggering of A/D conversion by external STADC pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If external trigger is enabled, ADC starts to convert by the selected hardware trigger source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= External trigger Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= External trigger Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PTEN   </td><td class="markdownTableBodyLeft">PDMA Transfer Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D conversion is completed, the converted data is loaded into ADC_DATx, software can enable this bit to generate a PDMA data transfer request.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA data transfer Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA data transfer in ADC_DATx Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When PDMA transfer enable, software must set ADCIEN (ADC_CTL[1]) = 0 to disable interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PDMA can access ADC_DATx registers by block or single transfer mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">DIFF   </td><td class="markdownTableBodyLeft">Differential Mode Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC is operated in single-ended mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC is operated in differential mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Calibration should calibrated each time when switching between single-ended and differential mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">SWTRG   </td><td class="markdownTableBodyLeft">Software Trigger A/D Conversion Start    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion stopped and A/D converter enter idle state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion starts.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC can be start to convert from three sources: software write, external pin STADC and PWM trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SWTRG (ADC_CTL[11]) is cleared to 0 by hardware automatically at the end of single mode and single-cycle scan mode on specified channels    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In continuous scan mode, A/D conversion is continuously performed sequentially unless software writes 0 to this bit or chip reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: After ADC conversion is done, SW needs to wait at least one ADC clock before to set this bit high again.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">TMSEL   </td><td class="markdownTableBodyLeft">Select A/D Enable Time-out Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Selects one of four timer events source to trigger ADC starts to convert.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = TMR0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = TMR1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = TMR2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = TMR3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TMTRGMOD   </td><td class="markdownTableBodyLeft">Timer Event Trigger ADC Conversion Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer event trigger ADC conversion disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC can be start to conversion by timer out event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: setting TMSEL (ADC_CTL[13:12]) to select timer event from timer0~3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If timer event is used as ADC trigger source, ADCEN (ADC_CTL[0]) needs to be disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">REFSEL   </td><td class="markdownTableBodyLeft">Reference Voltage Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Select as reference voltage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Select as reference voltage.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Select as reference voltage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">RESSEL   </td><td class="markdownTableBodyLeft">Resolution Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 6-bit. ADC result will put at RESULT (ADC_DATx[5:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 8-bit. ADC result will put at RESULT (ADC_DATx[7:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 10-bit. ADC result will put at RESULT (ADC_DATx[9:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 12-bit. ADC result will put at RESULT (ADC_DATx[11:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">TMPDMACNT   </td><td class="markdownTableBodyLeft">Timer Event PDMA Count    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When each timer event occur PDMA will transfer TMPDMACNT +1 ADC result in the amount of this register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The total amount of PDMA transferring data should be set in PDMA byte count register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When PDMA finish is set, ADC will not be enabled and will start transfer even though the timer event occurred.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13376">13376</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga821a90c5e2b926e73501f62fd147c8ee" name="ga821a90c5e2b926e73501f62fd147c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821a90c5e2b926e73501f62fd147c8ee">&#9670;&nbsp;</a></span>CTL0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] PWM0 Control Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md145"></a>
Offset: 0x00  PWM0 Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CTRLDn   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">IMMLDENn   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">DBGHALT   </td><td class="markdownTableBodyLeft">ICE Debug Mode Counter Halt (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If counter halt is enabled, PWM0 all counters will keep current value until exit ICE debug mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode counter halt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode counter halt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DBGTRIOFF   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects PWM0 output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 pin will be forced as tri-state while ICE debug mode acknowledged.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 pin will keep output no matter ICE debug mode acknowledged or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08931">8931</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0158273d585708bb01696b992279fcbb" name="ga0158273d585708bb01696b992279fcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0158273d585708bb01696b992279fcbb">&#9670;&nbsp;</a></span>CTL0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ACMP_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Analog Comparator 0 Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md300"></a>
Offset: 0x00  Analog Comparator 0 Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ACMPEN   </td><td class="markdownTableBodyLeft">Comparator Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Comparator 0 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Comparator 0 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ACMPIE   </td><td class="markdownTableBodyLeft">Comparator Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Comparator 0 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Comparator 0 interrupt Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If WKEN (ACMP_CTL0[31]) is set to 1, the wake-up interrupt function will be enabled as well.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">HYSEN   </td><td class="markdownTableBodyLeft">Comparator Hysteresis Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Comparator 0 hysteresis Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Comparator 0 hysteresis Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">NEGSEL   </td><td class="markdownTableBodyLeft">Comparator Negative Input Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = ACMP0_N pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Internal comparator reference voltage (CRV).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Internal reference voltage (Int_VREF).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = AVSS pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">WKEN   </td><td class="markdownTableBodyLeft">Power-down Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13665">13665</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac8734edcbe0ca925823e087d1873822f" name="gac8734edcbe0ca925823e087d1873822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8734edcbe0ca925823e087d1873822f">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] PWM0 Control Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md146"></a>
Offset: 0x04  PWM0 Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">CNTTYPE0   </td><td class="markdownTableBodyLeft">PWM0 Counter Behavior Type 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">CNTTYPE2   </td><td class="markdownTableBodyLeft">PWM0 Counter Behavior Type 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">CNTTYPE4   </td><td class="markdownTableBodyLeft">PWM0 Counter Behavior Type 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">PWMMODEn   </td><td class="markdownTableBodyLeft">PWM0 Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 independent mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in group function, these bits must all set to the same mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08932">8932</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad716ea27b90c48dc4784b440f3b2ff81" name="gad716ea27b90c48dc4784b440f3b2ff81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad716ea27b90c48dc4784b440f3b2ff81">&#9670;&nbsp;</a></span>CTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] I2C Control Register 2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md276"></a>
Offset: 0x40  I2C Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WKUPEN   </td><td class="markdownTableBodyLeft">I2C Wake-up Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C wake-up function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">OVIEN   </td><td class="markdownTableBodyLeft">I2C Overrun Interrupt Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Overrun event interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Send a interrupt to system when the TWOLVBUF bit is enabled and there is overrun event in received buffer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">URIEN   </td><td class="markdownTableBodyLeft">I2C Under run Interrupt Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Under run event interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Send a interrupt to system when the TWOLVBUF bit is enabled and there is under-run event happened in transmitted buffer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TWOLVBUF   </td><td class="markdownTableBodyLeft">Two Level Buffer Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Two level buffer Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Two level buffer Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">NOSTRETCH   </td><td class="markdownTableBodyLeft">I2C BuS Stretch    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The I2C SCL bus is stretched by hardware if the SI (I2C_CTL[4]) is not cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The I2C SCL bus is not stretched by hardware if the SI is not cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">DATMODE   </td><td class="markdownTableBodyLeft">Data Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">MSDAT   </td><td class="markdownTableBodyLeft">Master or Slave in Data Mode Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Master writes data to device.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave reads data from device.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12330">12330</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga86d6a33f203ec917dfebef9fe07aa4b3" name="ga86d6a33f203ec917dfebef9fe07aa4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d6a33f203ec917dfebef9fe07aa4b3">&#9670;&nbsp;</a></span>CTLn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CTLn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] PDMA channel n Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md113"></a>
Offset: 0x00  PDMA channel n Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHEN   </td><td class="markdownTableBodyLeft">PDMA Channel Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit to 1 enables PDMA operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is cleared, PDMA will ignore all PDMA request and force Bus Master into IDLE state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: SWRST (PDMA_CTLn[1], n= 1~4) will clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SWRST   </td><td class="markdownTableBodyLeft">Software Engine Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the internal state machine, pointers and internal buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The contents of all control registers will not be cleared    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be automatically cleared after few clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">SASEL   </td><td class="markdownTableBodyLeft">Transfer Source Address Direction Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Transfer Source address is incremented successively.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Transfer Source address is fixed (This feature can be used when data where transferred from a single source to multiple destinations).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Transfer Source address is wrap around (When the PDMA_CCNT is equal to 0, the PDMA_CSA and PDMA_CCNT registers will be updated by PDMA_SA and PDMA_CNT automatically    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PDMA will start another transfer without user trigger until CHEN disabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the CHEN is disabled, the PDMA will complete the active transfer but the remained data which in the PDMA buffer will not transfer to destination address).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">DASEL   </td><td class="markdownTableBodyLeft">Transfer Destination Address Direction Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Transfer Destination address is incremented successively.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Transfer Destination address is fixed    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(This feature can be used when data transferred from multiple sources to a single destination).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Transfer Destination address is wrapped around (When the PDMA_CCNT is equal to 0, the PDMA_CDA and PDMA_CCNT registers will be updated by PDMA_DA and PDMA_CNT automatically    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PDMA will start another transfer without user trigger until CHEN disabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the CHEN is disabled, the PDMA will complete the active transfer but the remained data which in the PDMA buffer will not transfer to destination address).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">TOUTEN   </td><td class="markdownTableBodyLeft">Time-out Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will enable PDMA Time-out counter (PDMA_TOCn, n=1~4)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">While this counter counts to 0, the TOUTIF (PDMA_INTSTSn[6], n=1~4) will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA internal counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA internal counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20:19]   </td><td class="markdownTableBodyCenter">TXWIDTH   </td><td class="markdownTableBodyLeft">Transfer Width Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer width.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = One word (32-bit) is transferred for every PDMA operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = One byte (8-bit) is transferred for every PDMA operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = One half-word (16-bit) is transferred for every PDMA operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TRIGEN   </td><td class="markdownTableBodyLeft">Trigger Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA data transfer Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When PDMA transfer completed, this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the bus error occurs, all PDMA transfer will be stopped    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User must reset all PDMA channels, and then trigger again.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07000">7000</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac2e93f197d9ca7147675afba211e2f66" name="gac2e93f197d9ca7147675afba211e2f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2e93f197d9ca7147675afba211e2f66">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] UART Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md236"></a>
Offset: 0x04  UART Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXRST   </td><td class="markdownTableBodyLeft">RX Field Software Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RXRST (UART_CTL[0]) is set, all the byte in the receiver FIFO and RX internal state machine are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the RX internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will automatically clear at least 3 UART peripheral clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TXRST   </td><td class="markdownTableBodyLeft">TX Field Software Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When TXRST (UART_CTL[1]) is set, all the byte in the transmit FIFO and TX internal state machine are cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the TX internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will automatically clear at least 3 UART peripheral clock cycles    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXOFF   </td><td class="markdownTableBodyLeft">Receiver Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: In RS-485 NMM mode, user can set this bit to receive data before detecting address byte.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In RS-485 AAD mode, this bit will be setting to 1 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: In RS-485 AUD mode and LIN break + sync +PID header mode, hardware will control data automatically, so don't fill any value to this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TXOFF   </td><td class="markdownTableBodyLeft">Transfer Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ATORTSEN   </td><td class="markdownTableBodyLeft">nRTS Auto-flow Control Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nRTS auto-flow control Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS auto-flow control Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When nRTS auto-flow is enabled, if the number of bytes in the RX FIFO equals the RTSTRGLV (UART_TLCTL[13:12]), the UART will de-assert nRTS signal.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ATOCTSEN   </td><td class="markdownTableBodyLeft">nCTS Auto-flow Control Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS auto-flow control Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS auto-flow control Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When nCTS auto-flow is enabled, the UART will send data to external device if nCTS input assert (UART will not send data to device until nCTS is asserted).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RXDMAEN   </td><td class="markdownTableBodyLeft">RX DMA Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can enable or disable RX DMA service.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX DMA Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX DMA Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TXDMAEN   </td><td class="markdownTableBodyLeft">TX DMA Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can enable or disable TX DMA service.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX DMA Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX DMA Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">FTOEN   </td><td class="markdownTableBodyLeft">Frame Time Out Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the timer counter even the FIFO is still empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Frame time out Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Frame time out Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">ABRDEN   </td><td class="markdownTableBodyLeft">Auto-baud Rate Detect Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate detect function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate detect function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the auto-baud rate detect operation finishes, hardware will clear this bit and the associated interrupt (ABRIF) will be generated (If ABRIEN (UART_IER [7]) be enabled).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:13]   </td><td class="markdownTableBodyCenter">ABRDBITS   </td><td class="markdownTableBodyLeft">Auto-baud Rate Detect Bit Length    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 1-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x01.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 2-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x02.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 4-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x08.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 8-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x80.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The calculation of bit number includes the START bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10928">10928</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf0e525124ec4de2bfcdf770e47c2a511" name="gaf0e525124ec4de2bfcdf770e47c2a511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e525124ec4de2bfcdf770e47c2a511">&#9670;&nbsp;</a></span>DAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::DAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] PDMA channel n Destination Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md115"></a>
Offset: 0x08  PDMA channel n Destination Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DA   </td><td class="markdownTableBodyLeft">PDMA Transfer Destination Address Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit destination address of PDMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The Destination address must be word alignment.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07002">7002</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad9de70384fec0101d51329adc4dbf2d2" name="gad9de70384fec0101d51329adc4dbf2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9de70384fec0101d51329adc4dbf2d2">&#9670;&nbsp;</a></span>DAT <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] CRC Write Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md130"></a>
Offset: 0x80  CRC Write Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DATA   </td><td class="markdownTableBodyLeft">CRC Write Data Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When operating in CPU mode, user can write data to this field to perform CRC operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When operating in DMA mode, this field indicates the DMA read data from memory and cannot be written by user.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the write data length is 8-bit mode, the valid data in CRC_DAT register are only DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register are only DATA[15:0] bits.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07186">7186</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga02b6f92555f0223a7cf1b7f28d62a63f" name="ga02b6f92555f0223a7cf1b7f28d62a63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b6f92555f0223a7cf1b7f28d62a63f">&#9670;&nbsp;</a></span>DAT <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] UART Receive/Transmit Buffer Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md235"></a>
Offset: 0x00  UART Receive/Transmit Buffer Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DAT   </td><td class="markdownTableBodyLeft">Receive /Transmit Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By writing one byte to this register, the data byte will be stored in transmitter FIFO. The UART Controller will send out the data stored in transmitter FIFO top location through the UART_DAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By reading this register, the UART will return an 8-bit data received from receiving FIFO.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10927">10927</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga08b9392001378ff1d731861a5eda5d7d" name="ga08b9392001378ff1d731861a5eda5d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b9392001378ff1d731861a5eda5d7d">&#9670;&nbsp;</a></span>DAT <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] SC Receive/Transmit Holding Buffer Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md251"></a>
Offset: 0x00  SC Receive/Transmit Holding Buffer Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DAT   </td><td class="markdownTableBodyLeft">Receive/Transmit Holding Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By writing data to DAT, the SC will send out an 8-bit data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If SCEN(SC_CTL[0]) is not enabled, DAT cannot be programmed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By reading DAT, the SC will return an 8-bit received data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11784">11784</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6d029c616624d2b2954da6149c10ac9d" name="ga6d029c616624d2b2954da6149c10ac9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d029c616624d2b2954da6149c10ac9d">&#9670;&nbsp;</a></span>DAT <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] I2C Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md271"></a>
Offset: 0x14  I2C Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DAT   </td><td class="markdownTableBodyLeft">I2C Data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Bit [7:0] is located with the 8-bit transferred/received data of I2C serial port.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12319">12319</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab8b546fcab2988d8b08c542825f4487a" name="gab8b546fcab2988d8b08c542825f4487a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8b546fcab2988d8b08c542825f4487a">&#9670;&nbsp;</a></span>DAT <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] A/D Data Register 0 ~ 17 <br  />
</p>
<h2><a class="anchor" id="autotoc_md288"></a>
Offset: 0x00  A/D Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">RESULT   </td><td class="markdownTableBodyLeft">A/D Conversion Result    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field contains conversion result of ADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">VALID   </td><td class="markdownTableBodyLeft">Valid Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 when ADC conversion is completed and cleared by hardware after the ADC_DATx register is read.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data in RESULT (ADC_DAT[11:0]) bits is not valid.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data in RESULT (ADC_DAT[11:0]) bits is valid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">over Run Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If converted data in RESULT (ADC_DAT[11:0]) has not been read before the new conversion result is loaded to this register, OV is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is cleared by hardware after the ADC_DATx register is read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data in RESULT (ADC_DAT[11:0]) is recent conversion result.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data in RESULT (ADC_DAT[11:0]) overwrote.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13375">13375</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5b5722408080d2975102c13912e18e3d" name="ga5b5722408080d2975102c13912e18e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5722408080d2975102c13912e18e3d">&#9670;&nbsp;</a></span>DATMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DATMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Pn Data Output Write Mask <br  />
</p>
<h2><a class="anchor" id="autotoc_md104"></a>
Offset: 0x0C  Pn Data Output Write Mask</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">DMASK0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DMASK1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DMASK2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">DMASK3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DMASK4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">DMASK5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">DMASK6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">DMASK7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DMASK8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">DMASK9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">DMASK10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">DMASK11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">DMASK12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">DMASK13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">DMASK14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">DMASK15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06142">6142</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga308018f3f9e0223411e8f8351944c4f8" name="ga308018f3f9e0223411e8f8351944c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308018f3f9e0223411e8f8351944c4f8">&#9670;&nbsp;</a></span>DBCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GP_DB_T::DBCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0180] Interrupt De-bounce Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md112"></a>
Offset: 0x180  Interrupt De-bounce Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">DBCLKSEL   </td><td class="markdownTableBodyLeft">De-bounce Sampling Cycle Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = Sample interrupt input once per 1 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Sample interrupt input once per 2 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Sample interrupt input once per 4 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Sample interrupt input once per 8 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Sample interrupt input once per 16 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Sample interrupt input once per 32 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Sample interrupt input once per 64 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Sample interrupt input once per 128 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = Sample interrupt input once per 256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = Sample interrupt input once per 2*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = Sample interrupt input once per 4*256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = Sample interrupt input once per 8*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = Sample interrupt input once per 16*256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = Sample interrupt input once per 32*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = Sample interrupt input once per 64*256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = Sample interrupt input once per 128*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DBCLKSRC   </td><td class="markdownTableBodyLeft">De-bounce Counter Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = De-bounce counter clock source is the HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = De-bounce counter clock source is the 10 kHz internal low speed RC oscillator (LIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ICLKON   </td><td class="markdownTableBodyLeft">Interrupt Clock on Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge detection circuit is active only if I/O pin corresponding RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n]) bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = All I/O pins edge detection circuit is always active after reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is recommended to disable this bit to save system power if no special application concern.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06187">6187</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4a93cad44a3ff3c5f14ae8524f057311" name="ga4a93cad44a3ff3c5f14ae8524f057311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a93cad44a3ff3c5f14ae8524f057311">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Pn De-Bounce Enable Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md106"></a>
Offset: 0x14  Pn De-Bounce Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">DBEN0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DBEN1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DBEN2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">DBEN3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DBEN4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">DBEN5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">DBEN6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">DBEN7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DBEN8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">DBEN9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">DBEN10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">DBEN11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">DBEN12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">DBEN13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">DBEN14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">DBEN15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Input Signal De-bounce Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06144">6144</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9d16097395a054eb4d52bc7ac9b6f943" name="ga9d16097395a054eb4d52bc7ac9b6f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d16097395a054eb4d52bc7ac9b6f943">&#9670;&nbsp;</a></span>DFBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Data Flash Base Address <br  />
</p>
<h2><a class="anchor" id="autotoc_md91"></a>
Offset: 0x14  Data Flash Base Address</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DFBA   </td><td class="markdownTableBodyLeft">Data Flash Base Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register indicates Data Flash start address. It is a read only register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Data Flash is shared with APROM. the content of this register is loaded from CONFIG1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is valid when DFEN (CONFIG0[0]) =0 .   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03238">3238</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3e03ea04c822d32f707ce8d5376ee051" name="ga3e03ea04c822d32f707ce8d5376ee051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e03ea04c822d32f707ce8d5376ee051">&#9670;&nbsp;</a></span>DINOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DINOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Pn Digital Input Path Disable Control <br  />
</p>
<h2><a class="anchor" id="autotoc_md102"></a>
Offset: 0x04  Pn Digital Input Path Disable Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DINOFF0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">DINOFF1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">DINOFF2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">DINOFF3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">DINOFF4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">DINOFF5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">DINOFF6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">DINOFF7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DINOFF8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">DINOFF9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">DINOFF10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">DINOFF11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">DINOFF12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">DINOFF13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">DINOFF14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DINOFF15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Digital Input Path Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06140">6140</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga59ceefa6056205592cb59f27e1bed42d" name="ga59ceefa6056205592cb59f27e1bed42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ceefa6056205592cb59f27e1bed42d">&#9670;&nbsp;</a></span>DMABCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMABCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] CRC DMA Transfer Byte Count Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md125"></a>
Offset: 0x0C  CRC DMA Transfer Byte Count Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">BCNT   </td><td class="markdownTableBodyLeft">CRC DMA Transfer Byte Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 16-bit total transfer byte count number of CRC DMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07172">7172</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga99a208bbd118e8214cd38dcf5ebc75f0" name="ga99a208bbd118e8214cd38dcf5ebc75f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99a208bbd118e8214cd38dcf5ebc75f0">&#9670;&nbsp;</a></span>DMACBCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMACBCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] CRC DMA Current Transfer Byte Count Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md127"></a>
Offset: 0x1C  CRC DMA Current Transfer Byte Count Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CBCNT   </td><td class="markdownTableBodyLeft">CRC DMA Current Remained Byte Count (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current remained byte count of CRC DMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Setting the CRCRST (CRC_CTL[1]) bit to 1 will clear this register value.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07180">7180</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga96642582854dcc9df8f89a574d948916" name="ga96642582854dcc9df8f89a574d948916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96642582854dcc9df8f89a574d948916">&#9670;&nbsp;</a></span>DMACSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMACSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] CRC DMA Current Source Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md126"></a>
Offset: 0x14  CRC DMA Current Source Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">CSA   </td><td class="markdownTableBodyLeft">CRC DMA Current Source Address Bits (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current source address where the CRC DMA transfer just occurs.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07176">7176</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7914ea82ede4c8f9c60dc3c5ac60aeb9" name="ga7914ea82ede4c8f9c60dc3c5ac60aeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7914ea82ede4c8f9c60dc3c5ac60aeb9">&#9670;&nbsp;</a></span>DMAINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMAINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] CRC DMA Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md128"></a>
Offset: 0x20  CRC DMA Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TABTIEN   </td><td class="markdownTableBodyLeft">CRC DMA Read/Write Target Abort Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Enable this bit will generate the CRC DMA Target Abort interrupt signal while TABTIF (CRC_DMAINTSTS[0]) bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Target abort interrupt Disabled during CRC DMA transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Target abort interrupt Enabled during CRC DMA transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TDIEN   </td><td class="markdownTableBodyLeft">CRC DMA Block Transfer Done Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Enable this bit will generate the CRC DMA Transfer Done interrupt signal while TDIF (CRC_DMAINTSTS[1]) bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Disabled when CRC DMA transfer done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Enabled when CRC DMA transfer done.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07181">7181</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaab1069f516df58ef7a299957d554890b" name="gaab1069f516df58ef7a299957d554890b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab1069f516df58ef7a299957d554890b">&#9670;&nbsp;</a></span>DMAISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMAISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] CRC DMA Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md129"></a>
Offset: 0x24  CRC DMA Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TABTIF   </td><td class="markdownTableBodyLeft">CRC DMA Read/Write Target Abort Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that CRC bus has error or not during CRC DMA transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No bus error response received during CRC DMA transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus error response received during CRC DMA transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit indicates bus master received error response or not    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If bus master received error response, it means that CRC transfer target abort is happened    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DMA will stop transfer and respond this event to user then CRC state machine goes to IDLE state    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When target abort occurred, user must reset DMA before transfer those data again.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TDIF   </td><td class="markdownTableBodyLeft">CRC DMA Transfer Done Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that CRC DMA transfer has finished or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Not finished if TRIGEN (CRC_CTL[23]) has enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC transfer done if TRIGEN (CRC_CTL[23]) has enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When CRC DMA transfer is done, TRIGEN (CRC_CTL[23]) will be cleared automatically.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07182">7182</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6b047eb115aae73fb33e3ac1bb01d3c3" name="ga6b047eb115aae73fb33e3ac1bb01d3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b047eb115aae73fb33e3ac1bb01d3c3">&#9670;&nbsp;</a></span>DMASA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMASA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] CRC DMA Source Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md124"></a>
Offset: 0x04  CRC DMA Source Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SA   </td><td class="markdownTableBodyLeft">CRC DMA Transfer Source Address Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit source address of CRC DMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The source address must be word alignment.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07168">7168</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga93fcd07d7ba730b38ef79cccbf8faad7" name="ga93fcd07d7ba730b38ef79cccbf8faad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fcd07d7ba730b38ef79cccbf8faad7">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Pn Data Output Value <br  />
</p>
<h2><a class="anchor" id="autotoc_md103"></a>
Offset: 0x08  Pn Data Output Value</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">DOUT0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DOUT1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">DOUT3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DOUT4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">DOUT5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">DOUT6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">DOUT7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DOUT8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">DOUT9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">DOUT10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">DOUT11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">DOUT12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">DOUT13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">DOUT14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">DOUT15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Output Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06141">6141</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga50db6d60a967ced42553c6891afe96c5" name="ga50db6d60a967ced42553c6891afe96c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50db6d60a967ced42553c6891afe96c5">&#9670;&nbsp;</a></span>DTCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] PWM0 Dead-Time Control Register 0_1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md155"></a>
Offset: 0x70  PWM0 Dead-Time Control Register 0_1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM0_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-time Insertion for PWM0 Pair (PWM0_CH0, PWM0_CH1) (PWM0_CH2, PWM0_CH3) (PWM0_CH4, PWM0_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this PWM0 pair complementary mode is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM0_CLKn.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to REGWRPROT register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08953">8953</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga05c133caa64fc83eb3e27d1d2b64f229" name="ga05c133caa64fc83eb3e27d1d2b64f229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05c133caa64fc83eb3e27d1d2b64f229">&#9670;&nbsp;</a></span>DTCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0074] PWM0 Dead-Time Control Register 2_3 <br  />
</p>
<h2><a class="anchor" id="autotoc_md156"></a>
Offset: 0x74  PWM0 Dead-Time Control Register 2_3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM0_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-time Insertion for PWM0 Pair (PWM0_CH0, PWM0_CH1) (PWM0_CH2, PWM0_CH3) (PWM0_CH4, PWM0_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this PWM0 pair complementary mode is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM0_CLKn.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to REGWRPROT register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08954">8954</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaac85500ab02cff9a079daca62dc6badd" name="gaac85500ab02cff9a079daca62dc6badd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac85500ab02cff9a079daca62dc6badd">&#9670;&nbsp;</a></span>DTCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0078] PWM0 Dead-Time Control Register 4_5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md157"></a>
Offset: 0x78  PWM0 Dead-Time Control Register 4_5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM0_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-time Insertion for PWM0 Pair (PWM0_CH0, PWM0_CH1) (PWM0_CH2, PWM0_CH3) (PWM0_CH4, PWM0_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this PWM0 pair complementary mode is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM0_CLKn.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to REGWRPROT register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08955">8955</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab6b876e05d9c9cd6163347373b497a04" name="gab6b876e05d9c9cd6163347373b497a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b876e05d9c9cd6163347373b497a04">&#9670;&nbsp;</a></span>ECTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::ECTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] Timer Extended Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md144"></a>
Offset: 0x20  Timer Extended Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">EVNTDPCNT   </td><td class="markdownTableBodyLeft">Event Drop Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates timer how many events dropped after inter-timer trigger function enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example, if user configured EVNTDPCNT to 7, timer would drop 7 first incoming events and starts the inter-timer trigger operation when it get 8th event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: ECNTDPCNT only takes effect when INTRTGEN (TIMERx_CTL[24]) INTRTGMD (TIMERx_CTL[25]) are both set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07756">7756</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae24513a3f822d239e34bdf15165af5ae" name="gae24513a3f822d239e34bdf15165af5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24513a3f822d239e34bdf15165af5ae">&#9670;&nbsp;</a></span>EGT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::EGT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] SC Extra Guard Time Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md254"></a>
Offset: 0x0C  SC Extra Guard Time Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">EGT   </td><td class="markdownTableBodyLeft">Extra Guard Time    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the extra guard timer value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The counter is ETU base .   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11787">11787</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2a21fcbc41c567481506ac04a41bf52e" name="ga2a21fcbc41c567481506ac04a41bf52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a21fcbc41c567481506ac04a41bf52e">&#9670;&nbsp;</a></span>ETUCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::ETUCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] SC Element Time Unit Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md256"></a>
Offset: 0x14  SC Element Time Unit Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">ETURDIV   </td><td class="markdownTableBodyLeft">ETU Rate Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field indicates the clock rate divider.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The real ETU is ETURDIV + 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can configure this field, but this field must be greater than 0x004.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11789">11789</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa86bd21e2fc948370e3e64b03e3228af" name="gaa86bd21e2fc948370e3e64b03e3228af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86bd21e2fc948370e3e64b03e3228af">&#9670;&nbsp;</a></span>EXTSMPT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::EXTSMPT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] A/D Sampling Time Counter Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md298"></a>
Offset: 0x70  A/D Sampling Time Counter Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH0   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the ADC input is unstable, user can set this register to increase the sampling time to get a stable ADC input signal    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default sampling time is 1 ADC clocks    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The additional clock number will be inserted to lengthen the sampling clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Number of additional clock cycles is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Number of additional clock cycles is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2 = Number of additional clock cycles is 2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">3 = Number of additional clock cycles is 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">4 = Number of additional clock cycles is 8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">5 = Number of additional clock cycles is 16.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">6 = Number of additional clock cycles is 32.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">7 = Number of additional clock cycles is 64.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">8 = Number of additional clock cycles is 128.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">9 = Number of additional clock cycles is 256.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Number of additional clock cycles is 512.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Number of additional clock cycles is 1024.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">12 = Number of additional clock cycles is 1024.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">13 = Number of additional clock cycles is 1024.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">14 = Number of additional clock cycles is 1024.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">15 = Number of additional clock cycles is 1024.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH1   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH2   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH3   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH4   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH5   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 5    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH6   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 6    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">EXTSMPT_CH7   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Channel 7    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13388">13388</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0ceb96ffe8ec9540a5a4dc91716e3154" name="ga0ceb96ffe8ec9540a5a4dc91716e3154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ceb96ffe8ec9540a5a4dc91716e3154">&#9670;&nbsp;</a></span>EXTSMPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::EXTSMPT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0074] A/D Sampling Time Counter Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md299"></a>
Offset: 0x74  A/D Sampling Time Counter Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">EXTSMPT_INTCH   </td><td class="markdownTableBodyLeft">Additional ADC Sample Clock for Internal Channel (VTEMP, AVDD, AVSS, Int_VREF, VBAT, VBG)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The same as channel 0 description.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13389">13389</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaeacef58982226833de1b5e20038e54bd" name="gaeacef58982226833de1b5e20038e54bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeacef58982226833de1b5e20038e54bd">&#9670;&nbsp;</a></span>FAILBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FAILBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c4] PWM0 System Fail Brake Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md164"></a>
Offset: 0xC4  PWM0 System Fail Brake Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BODBRKEN   </td><td class="markdownTableBodyLeft">Brown-out Detection Trigger PWM0 Brake Function 0 Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by BOD Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by BOD Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CORBRKEN   </td><td class="markdownTableBodyLeft">Core Lockup Detection Trigger PWM0 Brake Function 0 Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by Core lockup detection Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by Core lockup detection Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08968">8968</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga69e6b60f0c2684451ae1093ff679b322" name="ga69e6b60f0c2684451ae1093ff679b322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e6b60f0c2684451ae1093ff679b322">&#9670;&nbsp;</a></span>FCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0210] PWM0 Falling Capture Data Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md182"></a>
Offset: 0x210  PWM0 Falling Capture Data Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08995">8995</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5a9f54ed67a0de344d2c6e229bb62984" name="ga5a9f54ed67a0de344d2c6e229bb62984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a9f54ed67a0de344d2c6e229bb62984">&#9670;&nbsp;</a></span>FCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0218] PWM0 Falling Capture Data Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md184"></a>
Offset: 0x218  PWM0 Falling Capture Data Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08997">8997</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0387603298674ba86be0888064011898" name="ga0387603298674ba86be0888064011898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0387603298674ba86be0888064011898">&#9670;&nbsp;</a></span>FCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0220] PWM0 Falling Capture Data Register 2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md186"></a>
Offset: 0x220  PWM0 Falling Capture Data Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08999">8999</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2eae9cbc635515200cc6b8a2eeaed96a" name="ga2eae9cbc635515200cc6b8a2eeaed96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eae9cbc635515200cc6b8a2eeaed96a">&#9670;&nbsp;</a></span>FCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0228] PWM0 Falling Capture Data Register 3 <br  />
</p>
<h2><a class="anchor" id="autotoc_md188"></a>
Offset: 0x228  PWM0 Falling Capture Data Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09001">9001</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae47d1b57ef9ab854f70801b38e9e7cd1" name="gae47d1b57ef9ab854f70801b38e9e7cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47d1b57ef9ab854f70801b38e9e7cd1">&#9670;&nbsp;</a></span>FCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0230] PWM0 Falling Capture Data Register 4 <br  />
</p>
<h2><a class="anchor" id="autotoc_md190"></a>
Offset: 0x230  PWM0 Falling Capture Data Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09003">9003</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6343a4665735a9e16d8ff6de01efbf7e" name="ga6343a4665735a9e16d8ff6de01efbf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6343a4665735a9e16d8ff6de01efbf7e">&#9670;&nbsp;</a></span>FCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0238] PWM0 Falling Capture Data Register 5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md192"></a>
Offset: 0x238  PWM0 Falling Capture Data Register 5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09005">9005</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga42bd75cdeab853186f7fecead2e77f97" name="ga42bd75cdeab853186f7fecead2e77f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42bd75cdeab853186f7fecead2e77f97">&#9670;&nbsp;</a></span>FIFOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::FIFOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] SPI FIFO Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md287"></a>
Offset: 0x3C  SPI FIFO Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXFBCLR   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Clear    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No clear the received FIFO.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the received FIFO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used to clear the receiver counter in FIFO Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can be written 1 to clear the receiver counter and this bit will be cleared to 0 automatically after clearing receiving counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After the clear operation, the flag of RXEMPTY in SPI_STATUS[0] will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TXFBCLR   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Clear    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Not clear the transmitted FIFO.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the transmitted FIFO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used to clear the transmit counter in FIFO Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can be written 1 to clear the transmitting counter and this bit will be cleared to 0 automatically after clearing transmitting counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After the clear operation, the flag of TXEMPTY in SPI_STATUS[2] will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXTHIEN   </td><td class="markdownTableBodyLeft">Receive Threshold Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX threshold interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX threshold interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TXTHIEN   </td><td class="markdownTableBodyLeft">Transmit Threshold Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX threshold interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX threshold interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RXOVIEN   </td><td class="markdownTableBodyLeft">Receive FIFO over Run Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO over run interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO over run interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">RXTOIEN   </td><td class="markdownTableBodyLeft">RX Read Time Out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX read Timeout Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX read Timeout Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">RXTH   </td><td class="markdownTableBodyLeft">Received FIFO Threshold    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RX valid data counts are greater than RXTH, RXTHIF (SPI_STATUS[8]) will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30:28]   </td><td class="markdownTableBodyCenter">TXTH   </td><td class="markdownTableBodyLeft">Transmit FIFO Threshold    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TX valid data counts are smaller than or equal to TXTH, TXTHIF (SPI_STATUS[10]) will be set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12837">12837</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga13e343a39888f896bb89cb13a6cd56e6" name="ga13e343a39888f896bb89cb13a6cd56e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e343a39888f896bb89cb13a6cd56e6">&#9670;&nbsp;</a></span>FIFOSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::FIFOSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] UART FIFO Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md241"></a>
Offset: 0x18  UART FIFO Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXOVIF   </td><td class="markdownTableBodyLeft">RX Overflow Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX FIFO overflow    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the number of bytes of received data is greater than RX_FIFO (UART_RBR) size, this bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO is not overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO is overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receiver FIFO Empty (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit initiate RX FIFO empty or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO is not empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO is empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the last byte of RX FIFO has been read by CPU, hardware sets this bit high    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when UART receives any new data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receiver FIFO Full (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit initiates RX FIFO full or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO is not full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO is full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set when the number of usage in RX FIFO Buffer is equal to 16, otherwise is cleared by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PEF   </td><td class="markdownTableBodyLeft">Parity Error State Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid parity bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No parity error is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity error is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FEF   </td><td class="markdownTableBodyLeft">Framing Error Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid stop bit (that is, the stop bit following the last data bit or parity bit is detected as logic 0).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No framing error is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Framing error is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BIF   </td><td class="markdownTableBodyLeft">Break Interrupt Flag( Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received data input (RX) is held in the spacing state (logic 0) for longer than a full word transmission time (that is, the total time of start bit + data bits + parity + stop bits).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Break interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Break interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">TXOVIF   </td><td class="markdownTableBodyLeft">TX Overflow Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TX FIFO (UART_DAT) is full, an additional write to UART_DAT will cause this bit to logic 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO did not overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO overflowed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmitter FIFO Empty (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX FIFO empty or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the last byte of TX FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when writing data into DAT (TX FIFO not empty).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmitter FIFO Full (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX FIFO full or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set when the number of usage in TX FIFO Buffer is equal to 16, otherwise is cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">TXENDF   </td><td class="markdownTableBodyLeft">Transmitter Empty Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when TX FIFO (UART_DAT) is empty and the STOP bit of the last byte has been transmitted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not empty or the STOP bit of the last byte has been not transmitted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is empty and the STOP bit of the last byte has been transmitted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared automatically when TX FIFO is not empty or the last byte transmission has not completed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">RXPTR   </td><td class="markdownTableBodyLeft">RX FIFO Pointer (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the RX FIFO Buffer Pointer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When UART receives one byte from external device, RXPTR increases one    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of RX FIFO is read by CPU, RXPTR decreases one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Maximum value shown in RXPTR is 15    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the using level of RX FIFO Buffer equal to 16, the RXFULL bit is set to 1 and RXPTR will show 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As one byte of RX FIFO is read by CPU, the RXFULL bit is cleared to 0 and RXPTR will show 15    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28:24]   </td><td class="markdownTableBodyCenter">TXPTR   </td><td class="markdownTableBodyLeft">TX-fIFO Pointer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the TX FIFO Buffer Pointer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CPU writes one byte into UART_DAT, TXPTR increases one    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of TX FIFO is transferred to Transmitter Shift Register, TXPTR decreases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Maximum value shown in TXPTR is 15    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the using level of TX FIFO Buffer equal to 16, the TXFULL bit is set to 1 and TXPTR will show 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As one byte of TX FIFO is transferred to Transmitter Shift Register, the TXFULL bit is cleared to 0 and TXPTR will show 15   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10933">10933</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3c8e3b8ff938ef0d9ba784dca5888120" name="ga3c8e3b8ff938ef0d9ba784dca5888120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8e3b8ff938ef0d9ba784dca5888120">&#9670;&nbsp;</a></span>FREQADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::FREQADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] RTC Frequency Compensation Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md215"></a>
Offset: 0x08  RTC Frequency Compensation Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:0]   </td><td class="markdownTableBodyCenter">FREQADJ   </td><td class="markdownTableBodyLeft">Frequency Compensation Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FREQADJ = 32768 * 0x200000 / (LXT period).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LXT period: the clock period (Hz) of LXT.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10125">10125</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga06afdd4c3b46686055db7232a9849322" name="ga06afdd4c3b46686055db7232a9849322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06afdd4c3b46686055db7232a9849322">&#9670;&nbsp;</a></span>FTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::FTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Flash Access Time Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md92"></a>
Offset: 0x18  Flash Access Time Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">FOM   </td><td class="markdownTableBodyLeft">Frequency Optimization Mode (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Nano103 series supports adjustable flash access timing to optimize the flash access cycles in different working frequency.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Frequency &lt;= 20MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Frequency &lt;= 36MHz. (default power-on setting)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CACHEOFF   </td><td class="markdownTableBodyLeft">Flash Cache Disable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash Cache function Enabled (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash Cache function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03239">3239</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5f1259d698217673bdf587e52f022961" name="ga5f1259d698217673bdf587e52f022961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1259d698217673bdf587e52f022961">&#9670;&nbsp;</a></span>FUNCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::FUNCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] UART Function Select Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md247"></a>
Offset: 0x38  UART Function Select Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">FUNCSEL   </td><td class="markdownTableBodyLeft">Function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = UART function mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = LIN function mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = IrDA function mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = RS-485 function mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10942">10942</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7996cbb5c4ab23948e62f5da54f96ff6" name="ga7996cbb5c4ab23948e62f5da54f96ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7996cbb5c4ab23948e62f5da54f96ff6">&#9670;&nbsp;</a></span>GCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_GCR_T::GCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] PDMA Global Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md133"></a>
Offset: 0x00  PDMA Global Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CKEN1   </td><td class="markdownTableBodyLeft">PDMA Controller Channel 1 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel 1 clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel 1 clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">CKEN2   </td><td class="markdownTableBodyLeft">PDMA Controller Channel 2 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel 2 clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel 2 clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CKEN3   </td><td class="markdownTableBodyLeft">PDMA Controller Channel 3 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel 3 clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel 3 clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CKEN4   </td><td class="markdownTableBodyLeft">PDMA Controller Channel 4 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel 4 clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel 4 clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">CKENCRC   </td><td class="markdownTableBodyLeft">CRC Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CRC channel clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC channel clock Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07290">7290</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaab12a8d27f4552f22713659db18b1643" name="gaab12a8d27f4552f22713659db18b1643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab12a8d27f4552f22713659db18b1643">&#9670;&nbsp;</a></span>GINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_GCR_T::GINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] PDMA Global Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md136"></a>
Offset: 0x0C  PDMA Global Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">IF1   </td><td class="markdownTableBodyLeft">PDMA Channel 1 Interrupt Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt status of PDMA channel 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">IF2   </td><td class="markdownTableBodyLeft">PDMA Channel 2 Interrupt Status Flag of (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt status of PDMA channel 2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">IF3   </td><td class="markdownTableBodyLeft">PDMA Channel 3 Interrupt Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt status of PDMA channel 3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">IF4   </td><td class="markdownTableBodyLeft">PDMA Channel 4 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt status of PDMA channel 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">IFCRC   </td><td class="markdownTableBodyLeft">CRC Controller Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt status of CRC controller   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07293">7293</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga21b93ff188c442c3ad97b3e55b215b2b" name="ga21b93ff188c442c3ad97b3e55b215b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b93ff188c442c3ad97b3e55b215b2b">&#9670;&nbsp;</a></span>GPA_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] GPIOA High Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md42"></a>
Offset: 0x34  GPIOA High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PA8MFP   </td><td class="markdownTableBodyLeft">PA.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[8]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = I2C0 data input/output pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Timer0 external counter input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 slave select pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Timer0 toggle output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = UART0 Clear to Send input pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PA9MFP   </td><td class="markdownTableBodyLeft">PA.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[9]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = I2C0 clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Timer1 external counter input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 data pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI0 serial clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Timer1 toggle output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = UART1 Request to Send output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Snooper pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PA10MFP   </td><td class="markdownTableBodyLeft">PA.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[10]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = I2C1 data input/output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Timer2 external counter input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 power pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Timer2 toggle output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PA11MFP   </td><td class="markdownTableBodyLeft">PA.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[11]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = I2C1 clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Timer3 external counter input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 reset pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 1st MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Timer3 toggle output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PA12MFP   </td><td class="markdownTableBodyLeft">PA.12 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[12]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0 channel0 output/capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer0 capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = I2C0 data input/output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PA13MFP   </td><td class="markdownTableBodyLeft">PA.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[13]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0 channel1 output/capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer1 capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = I2C0 clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PA14MFP   </td><td class="markdownTableBodyLeft">PA.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[14]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0 channel2 output/capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = I2C1 data input/output pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = I2C1 data input/output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Timer2 external counter input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Data receiver input pin for UART0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Timer2 toggle output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PA15MFP   </td><td class="markdownTableBodyLeft">PA.15 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[15]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0 channel3 output/capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = I2C1 clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer1 capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard0 power pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Data transmitter output pin for UART0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Timer3 toggle output.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01568">1568</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9a03e10c205b034173e15b13cf250c54" name="ga9a03e10c205b034173e15b13cf250c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a03e10c205b034173e15b13cf250c54">&#9670;&nbsp;</a></span>GPA_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] GPIOA Low Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md41"></a>
Offset: 0x30  GPIOA Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PA0MFP   </td><td class="markdownTableBodyLeft">PA.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[0]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Comparator1 P-end input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer0 capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 channel2 output/capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PA1MFP   </td><td class="markdownTableBodyLeft">PA.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[1]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Comparator1 N-end input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = SPI0 2nd MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PA2MFP   </td><td class="markdownTableBodyLeft">PA.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[2]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Data receiver input pin for UART1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PA3MFP   </td><td class="markdownTableBodyLeft">PA.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[3]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Data transmitter output pin for UART1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = SPI3 1st MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PA4MFP   </td><td class="markdownTableBodyLeft">PA.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[4]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = I2C0 data input/output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = SPI3 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PA5MFP   </td><td class="markdownTableBodyLeft">PA.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[5]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = I2C0 clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = SPI3 serial clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PA6MFP   </td><td class="markdownTableBodyLeft">PA.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOA[6]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC analog input6.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Comparator1 output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer3 capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Timer3 external counter input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 channel3 output/capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Timer3 toggle output.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01567">1567</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga44b4dcf365ceb2fe570865a5a6d4a0e6" name="ga44b4dcf365ceb2fe570865a5a6d4a0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b4dcf365ceb2fe570865a5a6d4a0e6">&#9670;&nbsp;</a></span>GPB_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] GPIOB High Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md44"></a>
Offset: 0x3C  GPIOB High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PB8MFP   </td><td class="markdownTableBodyLeft">PB.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[8]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = ADC external trigger input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Timer0 external counter input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = External interrupt0 input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Timer0 toggle output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Snooper pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PB9MFP   </td><td class="markdownTableBodyLeft">PB.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[9]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI1 slave select pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Timer2 external counter input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Timer2 toggle output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = External interrupt0 input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PB10MFP   </td><td class="markdownTableBodyLeft">PB.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[10]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 1st MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Timer2 toggle output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = SPI0 slave select pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PB11MFP   </td><td class="markdownTableBodyLeft">PB.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[11]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0 channel4 output/capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010= Timer3 external counter input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Timer3 toggle output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = SPI0 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PB13MFP   </td><td class="markdownTableBodyLeft">PB.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[13]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI2 2nd MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Snooper pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PB14MFP   </td><td class="markdownTableBodyLeft">PB.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[14]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = External interrupt0 input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI2 2nd MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 slave select pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PB15MFP   </td><td class="markdownTableBodyLeft">PB.15 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[15]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = External interrupt1 input pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Snooper pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 card detect pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01570">1570</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf54a1e3222a0f16f98af64069587b636" name="gaf54a1e3222a0f16f98af64069587b636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54a1e3222a0f16f98af64069587b636">&#9670;&nbsp;</a></span>GPB_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] GPIOB Low Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md43"></a>
Offset: 0x38  GPIOB Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PB0MFP   </td><td class="markdownTableBodyLeft">PB.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[0]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Data receiver input pin for UART0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI1 1st MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PB1MFP   </td><td class="markdownTableBodyLeft">PB.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[1]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Data transmitter output pin for UART0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI1 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PB2MFP   </td><td class="markdownTableBodyLeft">PB.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[2]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = UART0 Request to Send output pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI1 serial clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Frequency Divider output pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PB3MFP   </td><td class="markdownTableBodyLeft">PB.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[3]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = UART0 Clear to Send input pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI1 slave select pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 card detect pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PB4MFP   </td><td class="markdownTableBodyLeft">PB.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[4]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Data receiver input pin for UART1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 card detect pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 slave select pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = RTC 1Hz output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PB5MFP   </td><td class="markdownTableBodyLeft">PB.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[5]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Data transmitter output pin for UART1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 reset pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 serial clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PB6MFP   </td><td class="markdownTableBodyLeft">PB.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[6]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = UART1 Request to Send output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SPI2 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PB7MFP   </td><td class="markdownTableBodyLeft">PB.7 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOB[7]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = UART1 Clear to Send input pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01569">1569</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gabc41156a35c42847828d926efd65b65f" name="gabc41156a35c42847828d926efd65b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc41156a35c42847828d926efd65b65f">&#9670;&nbsp;</a></span>GPC_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] GPIOC High Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md46"></a>
Offset: 0x44  GPIOC High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PC8MFP   </td><td class="markdownTableBodyLeft">PC.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[8]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI1 slave select pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = I2C1 data input/output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PC9MFP   </td><td class="markdownTableBodyLeft">PC.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[9]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI1 serial clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = I2C1 clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PC10MFP   </td><td class="markdownTableBodyLeft">PC.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[10]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Data receiver input pin for UART1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PC11MFP   </td><td class="markdownTableBodyLeft">PC.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[11]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI1 1st MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Data transmitter output pin for UART1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PC14MFP   </td><td class="markdownTableBodyLeft">PC.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[14]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = UART0 Clear to Send input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PC15MFP   </td><td class="markdownTableBodyLeft">PC.15 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[15]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = UART1 Request to Send output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer0 capture input.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01572">1572</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gacc350722fe458151421ed6a33471a7e8" name="gacc350722fe458151421ed6a33471a7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc350722fe458151421ed6a33471a7e8">&#9670;&nbsp;</a></span>GPC_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] GPIOC Low Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md45"></a>
Offset: 0x40  GPIOC Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PC0MFP   </td><td class="markdownTableBodyLeft">PC.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[0]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 slave select pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 break1 input 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PC1MFP   </td><td class="markdownTableBodyLeft">PC.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[1]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 serial clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 data pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 break1 input 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PC2MFP   </td><td class="markdownTableBodyLeft">PC.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[2]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 1st MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 power pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 break0 input 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PC3MFP   </td><td class="markdownTableBodyLeft">PC.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[3]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 1st MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 reset pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 break0 input 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PC6MFP   </td><td class="markdownTableBodyLeft">PC.6 Pin Function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[6]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Data receiver input pin for UART1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer0 capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 card detect pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 channel0 output/capture input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PC7MFP   </td><td class="markdownTableBodyLeft">PC.7 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOC[7]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Data transmitter output pin for UART1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = ADC analog input7.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Timer1 capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM0 channel1 output/capture input.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01571">1571</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadb72336a6b365d90b2462a3ba2300c66" name="gadb72336a6b365d90b2462a3ba2300c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb72336a6b365d90b2462a3ba2300c66">&#9670;&nbsp;</a></span>GPD_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] GPIOD High Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md48"></a>
Offset: 0x4C  GPIOD High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PD14MFP   </td><td class="markdownTableBodyLeft">PD.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOD[14]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 2nd MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30:28]   </td><td class="markdownTableBodyCenter">PD15MFP   </td><td class="markdownTableBodyLeft">PD.15 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOD[15]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = SPI0 2nd MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 clock pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01574">1574</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga955475a9fe10d5a8b98cd8a509c21f9b" name="ga955475a9fe10d5a8b98cd8a509c21f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga955475a9fe10d5a8b98cd8a509c21f9b">&#9670;&nbsp;</a></span>GPD_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] GPIOD Low Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md47"></a>
Offset: 0x48  GPIOD Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PD6MFP   </td><td class="markdownTableBodyLeft">PD.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOD[6]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI1 2nd MOSI (Master Out, Slave In) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 reset pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PD7MFP   </td><td class="markdownTableBodyLeft">PD.7 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOD[7]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SPI1 2nd MISO (Master In, Slave Out) pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = SmartCard1 power pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01573">1573</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga78c990a849c14895d01f3c090c5062a2" name="ga78c990a849c14895d01f3c090c5062a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78c990a849c14895d01f3c090c5062a2">&#9670;&nbsp;</a></span>GPE_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] GPIOE Low Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md49"></a>
Offset: 0x50  GPIOE Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PE5MFP   </td><td class="markdownTableBodyLeft">PE.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOE[5]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM0 channel5 output/capture input.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = RTC 1Hz output.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01575">1575</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf03540e23beda3a30fe90e9aa839368b" name="gaf03540e23beda3a30fe90e9aa839368b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf03540e23beda3a30fe90e9aa839368b">&#9670;&nbsp;</a></span>GPF_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPF_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] GPIOF Low Byte Multiple Function Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md50"></a>
Offset: 0x58  GPIOF Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PF0MFP   </td><td class="markdownTableBodyLeft">PF.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOF[1]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = External interrupt0 input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">X111 = Serial wired debugger data pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PF1MFP   </td><td class="markdownTableBodyLeft">PF.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOF[1]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Frequency Divider output pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = External interrupt1 input pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">X111 = Serial wired debugger clock pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PF2MFP   </td><td class="markdownTableBodyLeft">PF.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOF[2]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">X111 = External 4~36 MHz (high speed) crystal output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PF3MFP   </td><td class="markdownTableBodyLeft">PF.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOF[3]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">X111 = External 4~36 MHz (high speed) crystal input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PF6MFP   </td><td class="markdownTableBodyLeft">PF.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOF[6]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = I2C1 data input/output pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">X111 = External 32.768 kHz crystal output pin(default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PF7MFP   </td><td class="markdownTableBodyLeft">PF.7 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = GPIOF[7]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = I2C1 clock pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = SmartCard0 card detect pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">X111 = External 32.768 kHz crystal input pin(default).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01579">1579</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8" name="ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8">&#9670;&nbsp;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] RTC Initiation Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md213"></a>
Offset: 0x00  RTC Initiation Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">INIT_ACTIVE   </td><td class="markdownTableBodyLeft">RTC Active Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC is at reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC is at normal active state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:1]   </td><td class="markdownTableBodyCenter">INIT   </td><td class="markdownTableBodyLeft">RTC Initiation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC block is powered on, RTC is at reset state    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User has to write a number (0x a5eb1357) to INIT to make RTC leaving reset state    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the INIT is written as 0xa5eb1357, the RTC will be in un-reset state permanently.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The INIT is a write-only field and read value will be always 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10123">10123</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9a0c6390edd9eca833ed915a23b5c0aa" name="ga9a0c6390edd9eca833ed915a23b5c0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0c6390edd9eca833ed915a23b5c0aa">&#9670;&nbsp;</a></span>INTEN <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] Pn Interrupt Enable Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md108"></a>
Offset: 0x1C  Pn Interrupt Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FLIEN0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">FLIEN1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">FLIEN2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">FLIEN3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">FLIEN4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FLIEN5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">FLIEN6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">FLIEN7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">FLIEN8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">FLIEN9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">FLIEN10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">FLIEN11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">FLIEN12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">FLIEN13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">FLIEN14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">FLIEN15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RHIEN0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">RHIEN1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">RHIEN2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">RHIEN3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">RHIEN4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">RHIEN5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">RHIEN6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">RHIEN7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">RHIEN8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">RHIEN9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">RHIEN10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">RHIEN11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">RHIEN12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">RHIEN13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">RHIEN14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">RHIEN15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level high or low to high interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level high or low to high interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06146">6146</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadc2ad9e60b4e68e09414d4e0567da065" name="gadc2ad9e60b4e68e09414d4e0567da065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc2ad9e60b4e68e09414d4e0567da065">&#9670;&nbsp;</a></span>INTEN <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Timer Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md140"></a>
Offset: 0x0C  Timer Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTIEN   </td><td class="markdownTableBodyLeft">Timer Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If this bit is enabled, when the timer interrupt flag CNTIF (TIMERx_INTSTS[0]) is set to 1, the timer interrupt signal is generated and informed to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CAPIEN   </td><td class="markdownTableBodyLeft">Timer External Capture Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin detection Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin detection Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: CAPIEN is used to enable timer external interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CAPIEN is enabled, the timer will rise an interrupt when CAPIF (TIMERx_INTSTS[1]) is 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07749">7749</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga29ef688d619e29505f2b8ad1e3a6db35" name="ga29ef688d619e29505f2b8ad1e3a6db35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ef688d619e29505f2b8ad1e3a6db35">&#9670;&nbsp;</a></span>INTEN <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Watchdog Timer Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md206"></a>
Offset: 0x04  Watchdog Timer Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WDT_IE   </td><td class="markdownTableBodyLeft">Watchdog Timer Time-out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog timer time-out interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09650">9650</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga960712b6ea27a0fbf062b4dbedf25860" name="ga960712b6ea27a0fbf062b4dbedf25860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960712b6ea27a0fbf062b4dbedf25860">&#9670;&nbsp;</a></span>INTEN <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Window Watchdog Timer Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md210"></a>
Offset: 0x08  Window Watchdog Timer Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WWDTIE   </td><td class="markdownTableBodyLeft">WWDT Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will enable the Window Watchdog timer interrupt function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog timer interrupt function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09764">9764</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab8386f05c974ad78ad2f116447dc111a" name="gab8386f05c974ad78ad2f116447dc111a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8386f05c974ad78ad2f116447dc111a">&#9670;&nbsp;</a></span>INTEN <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] RTC Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md223"></a>
Offset: 0x28  RTC Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ALMIEN   </td><td class="markdownTableBodyLeft">Alarm Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC Alarm interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC Alarm interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TICKIEN   </td><td class="markdownTableBodyLeft">Time Tick Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC Time Tick interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC Time Tick interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SNPDIEN   </td><td class="markdownTableBodyLeft">Snoop Detection Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Snoop detected interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Snoop detected interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10133">10133</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0cf055aeb3159102df9c35e5fc62359c" name="ga0cf055aeb3159102df9c35e5fc62359c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf055aeb3159102df9c35e5fc62359c">&#9670;&nbsp;</a></span>INTEN <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] UART Interrupt Enable Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md238"></a>
Offset: 0x0C  UART Interrupt Enable Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIEN   </td><td class="markdownTableBodyLeft">Receive Data Available Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive data available interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive data available interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">THREIEN   </td><td class="markdownTableBodyLeft">Transmit Holding Register Empty Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit holding register empty interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit holding register empty interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RLSIEN   </td><td class="markdownTableBodyLeft">Receive Line Status Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive Line Status interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive Line Status interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MODEMIEN   </td><td class="markdownTableBodyLeft">Modem Status Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Modem status interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem status interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RXTOIEN   </td><td class="markdownTableBodyLeft">RX Time-out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BUFERRIEN   </td><td class="markdownTableBodyLeft">Buffer Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Buffer error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">WKUPIEN   </td><td class="markdownTableBodyLeft">Wake-up Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up system function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up system function Enabled, when the system is in Power-down mode, one of the wake-up event will wake-up system from Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Hardware will clear one of the wake-up status bits in UART_WKUPSTS when the wake-up operation finishes and system clock work stable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ABRIEN   </td><td class="markdownTableBodyLeft">Auto-baud Rate Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">LINIEN   </td><td class="markdownTableBodyLeft">LIN Bus Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LIN bus interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN bus interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used for LIN function mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TXENDIEN   </td><td class="markdownTableBodyLeft">Transmitter Empty Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit Empty interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit Empty interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the bit is enabled, there is interrupt event when the TXENDF (UART_FSR[11]) is activated.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10930">10930</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga50538e16985f66771d5464743feb1b7a" name="ga50538e16985f66771d5464743feb1b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50538e16985f66771d5464743feb1b7a">&#9670;&nbsp;</a></span>INTEN <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] SC Interrupt Enable Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md257"></a>
Offset: 0x18  SC Interrupt Enable Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIEN   </td><td class="markdownTableBodyLeft">Receive Data Reach Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable received data reaching trigger level RXTRGLV (SC_CTL[7:6]) interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive data reach trigger level interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive data reach trigger level interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TBEIEN   </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable transmit buffer empty interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit buffer empty interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit buffer empty interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TERRIEN   </td><td class="markdownTableBodyLeft">Transfer Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable transfer error interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transfer error states is at SC_STATUS register which includes receiver break error BEF(SC_STATUS[6]), frame error FEF(SC_STATUS[5]), parity error PEF(SC_STATUS[4]), receiver buffer overflow error RXOV(SC_STATUS[0]), transmit buffer overflow error TXOV(SC_STATUS[8]), receiver retry over limit error RXOVERR(SC_STATUS[22]) and transmitter retry over limit error TXOVERR (SC_STATUS[30]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer error interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR0IEN   </td><td class="markdownTableBodyLeft">Timer0 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable TMR0 interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR1IEN   </td><td class="markdownTableBodyLeft">Timer1 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable the TMR1 interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR2IEN   </td><td class="markdownTableBodyLeft">Timer2 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable TMR2 interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BGTIEN   </td><td class="markdownTableBodyLeft">Block Guard Time Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable block guard time interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Block guard time Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Block guard time Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CDIEN   </td><td class="markdownTableBodyLeft">Card Detect Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable card detect interrupt. The card detect status is CINSERT(SC_STATUS[12])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Card detect interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card detect interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">INITIEN   </td><td class="markdownTableBodyLeft">Initial End Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable activation (ACTEN(SC_ALTCTL[3] = 1)), deactivation ((DACTEN SC_ALTCTL[2]) = 1) and warm reset (WARSTEN (SC_ALTCTL [4])) sequence interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Initial end interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Initial end interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RXTOIEN   </td><td class="markdownTableBodyLeft">Receiver Buffer Time-out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable receiver buffer time-out interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver buffer time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver buffer time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">ACERRIEN   </td><td class="markdownTableBodyLeft">Auto Convention Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable auto-convention error interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-convention error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-convention error interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11790">11790</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga81295b1746685a75014c3e12f4e9b0f7" name="ga81295b1746685a75014c3e12f4e9b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81295b1746685a75014c3e12f4e9b0f7">&#9670;&nbsp;</a></span>INTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e0] PWM0 Interrupt Enable Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md171"></a>
Offset: 0xE0  PWM0 Interrupt Enable Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ZIEN0   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Interrupt Enable Bit 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 counter0_1 zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 counter0_1 zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ZIEN2   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Interrupt Enable Bit 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 counter2_3 zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 counter2_3 zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ZIEN4   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Interrupt Enable Bit 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 counter4_5 zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 counter4_5 zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PIEN0   </td><td class="markdownTableBodyLeft">PWM0 Period Point Interrupt Enable Bit 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 counter0_1 period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 counter0_1 period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in up-down counter type, period point means center point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PIEN2   </td><td class="markdownTableBodyLeft">PWM0 Period Point Interrupt Enable Bit 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 counter2_3 period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 counter2_3 period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in up-down counter type, period point means center point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PIEN4   </td><td class="markdownTableBodyLeft">PWM0 Period Point Interrupt Enable Bit 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 counter4_5 period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 counter4_5 period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in up-down counter type, period point means center point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">CMPUIENn   </td><td class="markdownTableBodyLeft">PWM0 Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]   </td><td class="markdownTableBodyCenter">CMPDIENn   </td><td class="markdownTableBodyLeft">PWM0 Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08975">8975</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga40d4a93fadbc005cf8c56c8816b4f412" name="ga40d4a93fadbc005cf8c56c8816b4f412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d4a93fadbc005cf8c56c8816b4f412">&#9670;&nbsp;</a></span>INTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e4] PWM0 Interrupt Enable Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md172"></a>
Offset: 0xE4  PWM0 Interrupt Enable Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKEIEN0_1   </td><td class="markdownTableBodyLeft">PWM0 Edge-detect Brake Interrupt Enable Bit for Channel0/1 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel0/1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel0/1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKEIEN2_3   </td><td class="markdownTableBodyLeft">PWM0 Edge-detect Brake Interrupt Enable Bit for Channel2/3 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel2/3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel2/3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKEIEN4_5   </td><td class="markdownTableBodyLeft">PWM0 Edge-detect Brake Interrupt Enable Bit for Channel4/5 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel4/5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel4/5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLIEN0_1   </td><td class="markdownTableBodyLeft">PWM0 Level-detect Brake Interrupt Enable Bit for Channel0/1 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel0/1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel0/1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLIEN2_3   </td><td class="markdownTableBodyLeft">PWM0 Level-detect Brake Interrupt Enable Bit for Channel2/3 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel2/3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel2/3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLIEN4_5   </td><td class="markdownTableBodyLeft">PWM0 Level-detect Brake Interrupt Enable Bit for Channel4/5 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel4/5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel4/5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08976">8976</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab8aa324f0b0fa6effbb64652973d0432" name="gab8aa324f0b0fa6effbb64652973d0432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8aa324f0b0fa6effbb64652973d0432">&#9670;&nbsp;</a></span>INTENn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::INTENn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] PDMA channel n Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md120"></a>
Offset: 0x20  PDMA channel n Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TABTIEN   </td><td class="markdownTableBodyLeft">PDMA Read/Write Target Abort Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Target abort interrupt Disabled during PDMA transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Target abort interrupt Enabled during PDMA transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TDIEN   </td><td class="markdownTableBodyLeft">PDMA Transfer Done Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Disabled when PDMA transfer is done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Enabled when PDMA transfer is done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">TOUTIEN   </td><td class="markdownTableBodyLeft">Time-out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PCNTIEN   </td><td class="markdownTableBodyLeft">Periodic Count Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates how many data transferred to generate interrupt periodically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Periodic transfer count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Periodic transfer count interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07010">7010</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gacd4cd8191565b69ec9a7131b093927ca" name="gacd4cd8191565b69ec9a7131b093927ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4cd8191565b69ec9a7131b093927ca">&#9670;&nbsp;</a></span>INTSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] Pn Interrupt Source Flag <br  />
</p>
<h2><a class="anchor" id="autotoc_md109"></a>
Offset: 0x20  Pn Interrupt Source Flag</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">INTSRC0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">INTSRC1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">INTSRC2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">INTSRC3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">INTSRC4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">INTSRC5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">INTSRC6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">INTSRC7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">INTSRC8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">INTSRC9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">INTSRC10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">INTSRC11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">INTSRC12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">INTSRC13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">INTSRC14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">INTSRC15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06147">6147</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac2badb65490f4a6878b7fe88cf577c73" name="gac2badb65490f4a6878b7fe88cf577c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2badb65490f4a6878b7fe88cf577c73">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] Pn Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md111"></a>
Offset: 0x28  Pn Interrupt Status</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FLISTS0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">FLISTS1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">FLISTS2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">FLISTS3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">FLISTS4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FLISTS5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">FLISTS6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">FLISTS7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">FLISTS8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">FLISTS9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">FLISTS10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">FLISTS11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">FLISTS12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">FLISTS13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">FLISTS14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">FLISTS15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Falling Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No falling edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an falling edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RHISTS0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">RHISTS1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">RHISTS2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">RHISTS3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">RHISTS4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">RHISTS5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">RHISTS6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">RHISTS7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">RHISTS8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">RHISTS9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">RHISTS10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">RHISTS11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">RHISTS12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">RHISTS13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">RHISTS14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">RHISTS15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Rising Edge Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No rising edge interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an rising edge interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06149">6149</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga28f4013b18574183c6e2f05351bdf93f" name="ga28f4013b18574183c6e2f05351bdf93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f4013b18574183c6e2f05351bdf93f">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Timer Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md141"></a>
Offset: 0x10  Timer Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTIF   </td><td class="markdownTableBodyLeft">Timer Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt flag status of Timer while 24-bit timer up counter CNT (TIMERx_CNT[23:0]) value reaches to CMPDAT (TIMERx_CMP[23:0]) value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CNT (TIMERx_CNT[23:0]) value matches the CMPDAT (TIMERx_CMP[23:0]) value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CAPIF   </td><td class="markdownTableBodyLeft">Timer External Capture Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer external capture interrupt flag status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin interrupt did not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin interrupt occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When CAPEN (TIMERx_CTL[16]) bit is set, CAPFUNCS (TIMERx_CTL[17]) bit is 0, and a transition on Tx_EXT (x= 0~3) pin matched the CAPEDGE (TIMERx_CTL[19:18]) setting, this bit will set to 1 by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If a new incoming capture event detected before CPU clearing the CAPIF status, the Timer will keep register TIMERx_CAP unchanged and drop the new capture value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TWKF   </td><td class="markdownTableBodyLeft">Timer Wake-up Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt wake-up flag status of timer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer does not cause CPU wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CPU wake-up from Idle or Power-down mode if timer time-out interrupt signal generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CAPDATOF   </td><td class="markdownTableBodyLeft">Capture Data Overflow Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This status is to indicate there is a new incoming capture event detected before CPU clearing the CAPIF (TIMERx_INTSTS[1]) status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the above condition occurred, the Timer will keep register TIMERx_CAP unchanged and drop the new capture value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = New incoming capture event didnu2019t detect before CPU clearing CAPIF (TIMERx_INTSTS[1]) status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = New incoming capture event detected before CPU clearing CAPIF (TIMERx_INTSTS[1]) status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CAPFEDF   </td><td class="markdownTableBodyLeft">Capture Falling Edge Detected Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates the edge detected on Tx_EXT pin is rising edge or falling edge.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising edge detected on Tx_EXT pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling edge detected on Tx_EXT pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The timer updates this flag when it updates the Timer Capture Data (TMR_CAP[23:0]) value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When a new incoming capture event detected before CPU clearing the CAPIF (TIMERx_INTSTS[1]) status, Timer will keep this bit unchanged.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07750">7750</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5272ebbbabfb3fa227985f2eee2f5a83" name="ga5272ebbbabfb3fa227985f2eee2f5a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5272ebbbabfb3fa227985f2eee2f5a83">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] RTC Interrupt Indicator Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md224"></a>
Offset: 0x2C  RTC Interrupt Indicator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ALMIF   </td><td class="markdownTableBodyLeft">RTC Alarm Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC time counters RTC_TIME and RTC_CAL match the alarm setting time registers RTC_TALM and RTC_CALM, this bit will be set to 1 and an interrupt will be generated if RTC Alarm Interrupt enabled ALMIEN (RTC_INTEN[0]) is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Chip will be waken up if RTC Alarm Interrupt is enabled when chip is at Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Alarm condition is not matched.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Alarm condition is matched.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TICKIF   </td><td class="markdownTableBodyLeft">RTC Time Tick Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC time tick happened, this bit will be set to 1 and an interrupt will be generated if RTC Tick Interrupt enabled TICKIEN (RTC_INTEN[1]) is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Chip will also be waken up if RTC Tick Interrupt is enabled and this bit is set to 1 when chip is running at Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tick condition does not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tick condition occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SNPDIF   </td><td class="markdownTableBodyLeft">Snoop Detect Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When tamper pin transition event is detected, this bit is set to 1 and an interrupt is generated if Snoop Detection Interrupt enabled SNPDIEN (RTC_INTEN[2]) is set to1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Chip will be waken up from Power-down mode if spare register snooper detect interrupt is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No snoop event is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Snoop event is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10134">10134</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gada15f66e56e66795932cb68174048260" name="gada15f66e56e66795932cb68174048260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada15f66e56e66795932cb68174048260">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] UART Interrupt Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md239"></a>
Offset: 0x10  UART Interrupt Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIF   </td><td class="markdownTableBodyLeft">Receive Data Available Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the RX FIFO equals the RFITL then the RDAIF(UART_ISR[0]) will be set    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RDAIEN (UART_IER [0]) is enabled, the RDA interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RDA interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RDA interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and it will be cleared when the number of unread bytes of RX FIFO drops below the threshold level (RFITL(UART_TLCTL[9:8])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">THREIF   </td><td class="markdownTableBodyLeft">Transmit Holding Register Empty Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If THREIEN (UART_IER[1]) is enabled, the THRE interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No THRE interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = THRE interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and it will be cleared when writing data into UART_DAT (TX FIFO not empty)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RLSIF   </td><td class="markdownTableBodyLeft">Receive Line Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the RX receive data have parity error, frame error or break error (at least one of 3 bits, BIF(UART_FSR[6]), FEF(UART_FSR[5]) and PEF(UART_FSR[4]), is set)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RLSIEN (UART_IER [2]) is enabled, the RLS interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RLS interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RLS interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: In RS-485 function mode, this field is set include receiver detect and received address byte character (bit9 = '1') bit"    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">At the same time, the bit of ADDRDETF (UART_TRSR[0]) is also set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only and reset to 0 when all bits of BIF (UART_FSR[6]), FEF(UART_FSR[5]) and PEF(UART_FSR[4]) are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: In RS-485 function mode, this bit is read only and reset to 0 when all bits of BIF (UART_FSR[6]) , FEF(UART_FSR[5]) and PEF(UART_FSR[4]) and ADDRDETF (UART_TRSR[0]) are cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MODEMIF   </td><td class="markdownTableBodyLeft">MODEM Interrupt Flag (Read Only) Channel    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the nCTS pin has state change (CTSDETF (UART_MCSR[18]) = 1)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If MODEMIEN (UART_IER [3]) is enabled, the Modem interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Modem interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and reset to 0 when bit CTSDETF is cleared by a write 1 on CTSDETF(UART_MCSR[18]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Rime-out Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time-out counter equal to TOIC    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RXTOIEN (UART_IER [4]) is enabled, the Tout interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Time-out interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and user can read UART_DAT (RX is in active) to clear it    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BUFERRIF   </td><td class="markdownTableBodyLeft">Buffer Error Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the TX FIFO or RX FIFO overflows (TXOVIF (UART_FSR[8]) or RXOVIF (UART_FSR[0]) is set)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When BUFERRIF (UART_ISR[5])is set, the transfer is not correct    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If BFERRIEN (UART_IER [5]) is enabled, the buffer error interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No buffer error interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared if both of RXOVIF(UART_FSR[0]) and TXOVIF(UART_FSR[8]) are cleared to 0 by writing 1 to RXOVIF(UART_FSR[0]) and TXOVIF(UART_FSR[8]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">WKUPIF   </td><td class="markdownTableBodyLeft">Wake-up Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if chip wake-up from power-down state by one of UART controller wake-up event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by one of UART controller wake-up event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKDATEN (UART_IER[6]) is enabled, the wake-up interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to one of UART_WKUPSTS[4:0] (THRTOWKSTS or THRWKSTS or CTSWKSTS or DATWKSTS or ADRWKSTS).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ABRIF   </td><td class="markdownTableBodyLeft">Auto-baud Rate Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when auto-baud rate detection function finished or the auto-baud rate counter was overflow and if ABRIEN (UART_IER[7]) is set then the auto-baud rate interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Auto-Baud Rate interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-Baud Rate interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but can be cleared by writing 1 to ABRDTOIF (UART_TRSR[2]) or ABRDIF (UART_TRSR[1]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is cleared when both the ABRDTOIF and ABRDIF are cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">LINIF   </td><td class="markdownTableBodyLeft">LIN Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the LIN TX header transmitted, RX header received or the SIN does not equal SOUT and if LINIEN(UART_IER[8]) is set then the LIN interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No LIN interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but can be cleared by it by writing 1 to BITEF (UART_TRSR[5]), LINTXIF (UART_TRSR[3]) or LINRXIF (UART_TRSR[4]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is cleared when both the BITEF, LINTXIF and LINRXIF are cleared.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10931">10931</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaadeadbb0ba51539b0c2de4ad947fb0a8" name="gaadeadbb0ba51539b0c2de4ad947fb0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadeadbb0ba51539b0c2de4ad947fb0a8">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] SC Interrupt Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md258"></a>
Offset: 0x1C  SC Interrupt Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIF   </td><td class="markdownTableBodyLeft">Receive Data Reach Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for received data reaching trigger level RXTRGLV (SC_CTL[7:6]) interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of received data reaching RXTRGLV (SC_CTL[7:6])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software reads data from SC_DAT and receiver buffer data byte number is less than RXTRGLV (SC_CTL[7:6]), this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TBEIF   </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transmit buffer empty interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of transmit buffer empty state    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software wants to clear this bit, software must write data to DAT(SC_DAT[7:0]) buffer and then this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TERRIF   </td><td class="markdownTableBodyLeft">Transfer Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer error interrupt status flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transfer error states is at SC_STATUS register which includes receiver break error BEF(SC_STATUS[6]), frame error FEF(SC_STATUS[5], parity error PEF(SC_STATUS[4] and receiver buffer overflow error RXOV(SC_STATUS[0]), transmit buffer overflow error TXOV(SC_STATUS[8]), receiver retry over limit error RXOVERR(SC_STATUS[22] and transmitter retry over limit error TXOVERR(SC_STATUS[30]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of BEF(SC_STATUS[6]), FEF(SC_STATUS[5]), PEF(SC_STATUS[4]), RXOV(SC_STATUS[0]), TXOV(SC_STATUS[8]), RXOVERR(SC_STATUS[22]) or TXOVERR(SC_STATUS[30])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So, if software wants to clear this bit, software must write 1 to each field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR0IF   </td><td class="markdownTableBodyLeft">Timer0 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR0 interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR1IF   </td><td class="markdownTableBodyLeft">Timer1 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR1 interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR2IF   </td><td class="markdownTableBodyLeft">Timer2 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR2 interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BGTIF   </td><td class="markdownTableBodyLeft">Block Guard Time Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for block guard time interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is valid when RXBGTEN (SC_ALTCTL[12]) is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but it can be cleared by writing u201C1u201D to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CDIF   </td><td class="markdownTableBodyLeft">Card Detect Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for card detect interrupt status flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The card detect status is CINSERT (SC_STATUS[12]) and CREMOVE(SC_STATUS[11]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of CINSERT(SC_STATUS[12]) or CREMOVE(SC_STATUS[11])]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So if software wants to clear these bits, software must write 1 to these field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">INITIF   </td><td class="markdownTableBodyLeft">Initial End Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for activation (ACTEN(SC_ALTCTL[3])), deactivation (DACTEN (SC_ALTCTL[2])) and warm reset (WARSTEN (SC_ALTCTL[4])) sequence interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Receiver Buffer Time-out Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for receiver buffer time-out interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of receiver buffer time-out state    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software wants to clear this bit, software must read all receiver buffer remaining data by reading SC_DAT buffer,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">ACERRIF   </td><td class="markdownTableBodyLeft">Auto Convention Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates auto convention sequence error    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the received TS at ATR state is neither 0x3B nor 0x3F, this bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11791">11791</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gafbf5e1abd832ca41cb743bdcb22f1004" name="gafbf5e1abd832ca41cb743bdcb22f1004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbf5e1abd832ca41cb743bdcb22f1004">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] I2C Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md267"></a>
Offset: 0x04  I2C Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">INTSTS   </td><td class="markdownTableBodyLeft">I2C STATUS's Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When a new I2C state is present in the I2C_STATUS register, the INTSTS flag is set by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If bit INTEN (I2C_CTL [7]) is set, the I2C interrupt is requested.This bit must be cleared by software writing 1 .    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If software wants to skip clearing INTSTS, it can also write 1 to SI (I2C_CTL [4]) bit and must set INTEN (I2C_CTL [7]) bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">INISTS will be cleared when SI is cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TOIF   </td><td class="markdownTableBodyLeft">Time-out Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Time-out flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out flag active and it is set by hardware. It can interrupt CPU when INTEN bit is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">WKAKDONE   </td><td class="markdownTableBodyLeft">Wake-up Address Frame Acknowledge Bit Done    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The ACK bit cycle of address match frame is not done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The ACK bit cycle of address match frame is done in power-down.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit can be cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12315">12315</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga41061229cc18a31f1af6b34efcbbf7d2" name="ga41061229cc18a31f1af6b34efcbbf7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41061229cc18a31f1af6b34efcbbf7d2">&#9670;&nbsp;</a></span>INTSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e8] PWM0 Interrupt Flag Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md173"></a>
Offset: 0xE8  PWM0 Interrupt Flag Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ZIF0   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Interrupt Flag 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM0_CH0 counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ZIF2   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Interrupt Flag 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM0_CH2 counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ZIF4   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Interrupt Flag 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM0_CH4 counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PIF0   </td><td class="markdownTableBodyLeft">PWM0 Period Point Interrupt Flag 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM0_CH0 counter reaches PWM0_PERIOD0, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PIF2   </td><td class="markdownTableBodyLeft">PWM0 Period Point Interrupt Flag 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM0_CH2 counter reaches PWM0_PERIOD2, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PIF4   </td><td class="markdownTableBodyLeft">PWM0 Period Point Interrupt Flag 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM0_CH4 counter reaches PWM0_PERIOD4, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">CMPUIFn   </td><td class="markdownTableBodyLeft">PWM0 Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when PWM0 counter up count and reaches PWM0_CMPDATn, software can clear this bit by writing 1 to it    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]   </td><td class="markdownTableBodyCenter">CMPDIFn   </td><td class="markdownTableBodyLeft">PWM0 Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when PWM0 counter down count and reaches PWM0_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08977">8977</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6fcc3e96ee7b50286d6bb90347ce006d" name="ga6fcc3e96ee7b50286d6bb90347ce006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fcc3e96ee7b50286d6bb90347ce006d">&#9670;&nbsp;</a></span>INTSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00ec] PWM0 Interrupt Flag Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md174"></a>
Offset: 0xEC  PWM0 Interrupt Flag Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKEIF0   </td><td class="markdownTableBodyLeft">PWM0 Channel0 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel0 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel0 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKEIF1   </td><td class="markdownTableBodyLeft">PWM0 Channel1 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel1 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel1 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKEIF2   </td><td class="markdownTableBodyLeft">PWM0 Channel2 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel2 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel2 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BRKEIF3   </td><td class="markdownTableBodyLeft">PWM0 Channel3 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel3 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel3 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKEIF4   </td><td class="markdownTableBodyLeft">PWM0 Channel4 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel4 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel4 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKEIF5   </td><td class="markdownTableBodyLeft">PWM0 Channel5 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel5 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel5 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLIF0   </td><td class="markdownTableBodyLeft">PWM0 Channel0 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel0 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel0 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLIF1   </td><td class="markdownTableBodyLeft">PWM0 Channel1 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel1 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel1 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLIF2   </td><td class="markdownTableBodyLeft">PWM0 Channel2 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel2 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel2 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">BRKLIF3   </td><td class="markdownTableBodyLeft">PWM0 Channel3 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel3 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel3 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKLIF4   </td><td class="markdownTableBodyLeft">PWM0 Channel4 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel4 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel4 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKLIF5   </td><td class="markdownTableBodyLeft">PWM0 Channel5 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel5 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel5 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BRKESTS0   </td><td class="markdownTableBodyLeft">PWM0 Channel0 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel0 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel0 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel0 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">BRKESTS1   </td><td class="markdownTableBodyLeft">PWM0 Channel1 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel1 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel1 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel1 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">BRKESTS2   </td><td class="markdownTableBodyLeft">PWM0 Channel2 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel2 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel2 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel2 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">BRKESTS3   </td><td class="markdownTableBodyLeft">PWM0 Channel3 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel3 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel3 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel3 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">BRKESTS4   </td><td class="markdownTableBodyLeft">PWM0 Channel4 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel4 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel4 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel4 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">BRKESTS5   </td><td class="markdownTableBodyLeft">PWM0 Channel5 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel5 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel5 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel5 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">BRKLSTS0   </td><td class="markdownTableBodyLeft">PWM0 Channel0 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel0 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel0 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel0 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 waveform will start output from next full PWM0 period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">BRKLSTS1   </td><td class="markdownTableBodyLeft">PWM0 Channel1 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel1 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel1 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel1 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 waveform will start output from next full PWM0 period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">BRKLSTS2   </td><td class="markdownTableBodyLeft">PWM0 Channel2 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel2 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel2 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel2 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 waveform will start output from next full PWM0 period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">BRKLSTS3   </td><td class="markdownTableBodyLeft">PWM0 Channel3 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel3 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel3 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel3 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 waveform will start output from next full PWM0 period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">BRKLSTS4   </td><td class="markdownTableBodyLeft">PWM0 Channel4 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel4 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel4 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel4 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 waveform will start output from next full PWM0 period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">BRKLSTS5   </td><td class="markdownTableBodyLeft">PWM0 Channel5 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 channel5 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM0 channel5 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel5 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 waveform will start output from next full PWM0 period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08978">8978</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8617953b80b4b9547943acd132e3c91c" name="ga8617953b80b4b9547943acd132e3c91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8617953b80b4b9547943acd132e3c91c">&#9670;&nbsp;</a></span>INTSTSn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::INTSTSn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] PDMA channel n Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md121"></a>
Offset: 0x24  PDMA channel n Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TABTIF   </td><td class="markdownTableBodyLeft">PDMA Read/Write Target Abort Interrupt Status Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No bus ERROR response received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus ERROR response received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit indicates bus master received error response or not, if bus master received error response, it means that target abort is happened    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PDMA controller will stop transfer and respond this event to user then go to IDLE state    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When target abort occurred, user must reset PDMA controller, and then transfer those data again.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TDIF   </td><td class="markdownTableBodyLeft">Transfer Done Interrupt Status Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that PDMA has finished all transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Not finished yet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">TOUTIF   </td><td class="markdownTableBodyLeft">Time-out Interrupt Status Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicated that PDMA has waited peripheral request for a period defined by PDMA_TOC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No time-out flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PCNTIF   </td><td class="markdownTableBodyLeft">Periodic Count Interrupt Status Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates PCNTITH (PDMA_CNTn[30:16], n=1~4) data has been transferred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07011">7011</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7c2a3e05f14e8b636392f403d091f48c" name="ga7c2a3e05f14e8b636392f403d091f48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2a3e05f14e8b636392f403d091f48c">&#9670;&nbsp;</a></span>INTTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Pn Interrupt Trigger Type Control <br  />
</p>
<h2><a class="anchor" id="autotoc_md107"></a>
Offset: 0x18  Pn Interrupt Trigger Type Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TYPE0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TYPE1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TYPE2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TYPE3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TYPE4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TYPE5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">TYPE6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TYPE7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">TYPE8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TYPE9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">TYPE10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">TYPE11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">TYPE12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">TYPE13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">TYPE14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TYPE15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06145">6145</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf8683a6bf8116c92108bbb38385942e0" name="gaf8683a6bf8116c92108bbb38385942e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8683a6bf8116c92108bbb38385942e0">&#9670;&nbsp;</a></span>IPRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Peripheral Reset Control Resister1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md36"></a>
Offset: 0x08  Peripheral Reset Control Resister1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHIPRST   </td><td class="markdownTableBodyLeft">Chip One-shot Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will reset the whole chip, including Processor core and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CHIPRST is same as the POR reset, all the chip controllers is reset and the chip setting from flash are also reload.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">About the difference between CHIPRST and SYSRESETREQ(AIRCR[2]), please refer to section 6.2.2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip one-shot reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CPURST   </td><td class="markdownTableBodyLeft">Processor Core One-shot Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will only reset the processor core and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Processor core normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Processor core one-shot reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PDMARST   </td><td class="markdownTableBodyLeft">PDMA Controller Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit to 1 will generate a reset signal to the PDMA    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User needs to set this bit to 0 to release from reset state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01550">1550</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga15fba5658eb489848ce7e205bb20cf4f" name="ga15fba5658eb489848ce7e205bb20cf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fba5658eb489848ce7e205bb20cf4f">&#9670;&nbsp;</a></span>IPRST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Peripheral Reset Control Resister2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md37"></a>
Offset: 0x0C  Peripheral Reset Control Resister2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">GPIORST   </td><td class="markdownTableBodyLeft">GPIO Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = GPIO module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = GPIO module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TMR0RST   </td><td class="markdownTableBodyLeft">Timer0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR1RST   </td><td class="markdownTableBodyLeft">Timer1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR2RST   </td><td class="markdownTableBodyLeft">Timer2 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR3RST   </td><td class="markdownTableBodyLeft">Timer3 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer3 module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer3 module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">I2C0RST   </td><td class="markdownTableBodyLeft">I2C0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C0 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C0 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">I2C1RST   </td><td class="markdownTableBodyLeft">I2C1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C1 module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C1 module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI0RST   </td><td class="markdownTableBodyLeft">SPI0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI0 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI0 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SPI1RST   </td><td class="markdownTableBodyLeft">SPI1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI1 module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI1 module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">SPI2RST   </td><td class="markdownTableBodyLeft">SPI2 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI2 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI2 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SPI3RST   </td><td class="markdownTableBodyLeft">SPI3 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI3 module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI3 module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">UART0RST   </td><td class="markdownTableBodyLeft">UART0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART0 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART0 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">UART1RST   </td><td class="markdownTableBodyLeft">UART1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">PWM0RST   </td><td class="markdownTableBodyLeft">PWM0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">ACMP01RST   </td><td class="markdownTableBodyLeft">Comparator Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Comparator module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Comparator module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">ADCRST   </td><td class="markdownTableBodyLeft">ADC Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC module reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">SC0RST   </td><td class="markdownTableBodyLeft">SmartCard 0 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SmartCard module normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SmartCard module reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">SC1RST   </td><td class="markdownTableBodyLeft">SmartCard1 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SmartCard module normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SmartCard module reset.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01551">1551</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa7cd396a53f67020d7e8c287ac28092a" name="gaa7cd396a53f67020d7e8c287ac28092a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7cd396a53f67020d7e8c287ac28092a">&#9670;&nbsp;</a></span>IRC0TCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC0TCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] HIRC0 Trim Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md57"></a>
Offset: 0x80  HIRC0 Trim Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Trim Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the target frequency of 12 MHz internal high speed RC oscillator (HIRC0) auto trim.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if clock error detected with CESTOPEN (SYS_IRC0TCTL[8]) is set to 1 or trim retry limitation count reached, this field will be cleared to 000 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Disable HIRC0 auto trim function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Enable HIRC0 auto trim function and trim HIRC to 11.0592 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Enable HIRC0 auto trim function and trim HIRC to 12 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Enable HIRC0 auto trim function and trim HIRC to 12.288 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Enable HIRC0 auto trim function and trim HIRC to 16 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: HIRC0 auto trim cannot work normally at power down mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits must be cleared before entering power down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">LOOPSEL   </td><td class="markdownTableBodyLeft">Trim Calculation Loop Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that trim value calculation is based on how many 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RETRYCNT   </td><td class="markdownTableBodyLeft">Trim Value Update Limitation Count    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that how many times the auto trim circuit will try to update the HIRC0 trim value before the frequency of HIRC0 locked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the HIRC0 locked, the internal trim value update counter will be reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reached this limitation value and frequency of HIRC0 still doesn't lock, the auto trim operation will be disabled and FREQSEL (SYS_IRC0TCTL[1:0]) will be cleared to 00.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim retry count limitation is 64 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim retry count limitation is 128 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim retry count limitation is 256 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim retry count limitation is 512 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CESTOPEN   </td><td class="markdownTableBodyLeft">Clock Error Stop Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to control if stop the HIRC0 trim operation when 32.768 kHz clock error is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If set this bit high and 32.768 kHz clock error detected, the status CLKERRIF (SYS_IRC0TISTS[2]) would be set high and HIRC0 trim operation was stopped    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is low and 32.768 kHz clock error detected, the status CLKERRIF (SYS_IRC0TISTS[2]) would be set high and HIRC0 trim operation is continuously.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The trim operation is keep going if clock is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The trim operation is stopped if clock is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01595">1595</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa92fafebe5cf5b0d1f04ee4083ca0b3f" name="gaa92fafebe5cf5b0d1f04ee4083ca0b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa92fafebe5cf5b0d1f04ee4083ca0b3f">&#9670;&nbsp;</a></span>IRC0TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC0TIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0084] HIRC0 Trim Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md58"></a>
Offset: 0x84  HIRC0 Trim Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIEN   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while HIRC0 trim value update limitation count reached and HIRC0 frequency still not locked on target frequency set by FREQSEL (SYS_IRC0TCTL[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TFAILIF (SYS_IRC0TSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC0 trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable TFAILIF (SYS_IRC0TSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable TFAILIF (SYS_IRC0TSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKEIEN   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to1, and CLKERRIF (SYS_IRC0TSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable CLKERRIF (SYS_IRC0TSTS[2]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable CLKERRIF (SYS_IRC0TSTS[2]) status to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01596">1596</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gabc7a286d6b10543711649f6e000af9b8" name="gabc7a286d6b10543711649f6e000af9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7a286d6b10543711649f6e000af9b8">&#9670;&nbsp;</a></span>IRC0TISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC0TISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0088] HIRC0 Trim Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md59"></a>
Offset: 0x88  HIRC0 Trim Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FREQLOCK   </td><td class="markdownTableBodyLeft">HIRC0 Frequency Lock Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the HIRC0 frequency is locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a status bit and doesn't trigger any interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The internal high-speed oscillator frequency doesn't lock at frequency set by FREQSEL (SYS_IRC0TCTL[2:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The internal high-speed oscillator frequency locked at frequency set by FREQSEL (SYS_IRC0TCTL[2:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIF   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that HIRC0 trim value update limitation count reached and the HIRC0 clock frequency still doesn't be locked    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL (SYS_IRC0TCTL[1:0]) will be cleared to 00 by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TFAILIEN (SYS_IRC0TIEN[1]) is high, an interrupt will be triggered to notify that HIRC0 trim value update limitation count was reached    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count does not reach.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count reached and HIRC frequency still not locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKERRIF   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the frequency of 32.768 kHz external low speed crystal oscillator (LXT) or internal high speed RC oscillator (HIRC0) is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set to 1, the auto trim operation stopped and FREQSEL (SYS_IRC0TCTL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN (SYS_IRC0TCTL[8]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and CLKEIEN (SYS_IRC0TIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock frequency is accuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01597">1597</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga158f979f2a85d5a38ffe8f7f8bd43374" name="ga158f979f2a85d5a38ffe8f7f8bd43374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158f979f2a85d5a38ffe8f7f8bd43374">&#9670;&nbsp;</a></span>IRC1TCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC1TCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] HIRC1 Trim Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md60"></a>
Offset: 0x90  HIRC1 Trim Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Trim Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the target frequency of 36 MHz internal high speed RC oscillator (HIRC1) auto trim.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if clock error detected with CESTOPEN (SYS_IRC1TCTL[8]) is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Disable HIRC1 auto trim function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Enable HIRC1 auto trim function and trim HIRC to 36 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: HIRC1 auto trim cannot work normally at power down mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits must be cleared before entering power down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">LOOPSEL   </td><td class="markdownTableBodyLeft">Trim Calculation Loop Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that trim value calculation is based on how many 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RETRYCNT   </td><td class="markdownTableBodyLeft">Trim Value Update Limitation Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that how many times the auto trim circuit will try to update the HIRC1 trim value before the frequency of HIRC1 locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the HIRC1 locked, the internal trim value update counter will be reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reached this limitation value and frequency of HIRC1 still doesn't lock, the auto trim operation will be disabled and FREQSEL (SYS_IRC1TCTL[1:0]) will be cleared to 00.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim retry count limitation is 64 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim retry count limitation is 128 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim retry count limitation is 256 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim retry count limitation is 512 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CESTOPEN   </td><td class="markdownTableBodyLeft">Clock Error Stop Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to control if stop the HIRC1 trim operation when 32.768 kHz clock error is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If set this bit high and 32.768 kHz clock error detected, the status CLKERRIF (SYS_IRC1TISTS[2]) would be set high and HIRC1 trim operation was stopped    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is low and 32.768 kHz clock error detected, the status CLKERRIF (SYS_IRC1TISTS[2]) would be set high and HIRC1 trim operation is continuously.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The trim operation is keep going if clock is inaccuracy.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The trim operation is stopped if clock is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01601">1601</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga25031d660098c457d75c0fc35435c898" name="ga25031d660098c457d75c0fc35435c898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25031d660098c457d75c0fc35435c898">&#9670;&nbsp;</a></span>IRC1TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC1TIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0094] HIRC1 Trim Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md61"></a>
Offset: 0x94  HIRC1 Trim Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIEN   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while HIRC1 trim value update limitation count reached and HIRC1 frequency still not locked on target frequency set by FREQSEL (SYS_IRC1TCTL[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TFAILIF (SYS_IRC1TSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC1 trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable TFAILIF (SYS_IRC1TSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable TFAILIF (SYS_IRC1TSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKEIEN   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to1, and CLKERRIF (SYS_IRC1TSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable CLKERRIF (SYS_IRC1TSTS[2]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable CLKERRIF (SYS_IRC1TSTS[2]) status to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01602">1602</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga45400d7eda37292ca9e0437de46ed2ed" name="ga45400d7eda37292ca9e0437de46ed2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45400d7eda37292ca9e0437de46ed2ed">&#9670;&nbsp;</a></span>IRC1TISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC1TISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0098] HIRC1 Trim Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md62"></a>
Offset: 0x98  HIRC1 Trim Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FREQLOCK   </td><td class="markdownTableBodyLeft">HIRC1 Frequency Lock Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the HIRC1 frequency is locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a status bit and doesn't trigger any interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The internal high-speed oscillator frequency doesn't lock at 36 MHz yet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The internal high-speed oscillator frequency locked at 36 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIF   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that HIRC1 trim value update limitation count reached and the HIRC1 clock frequency still doesn't be locked    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL (SYS_IRC1TCTL[1:0]) will be cleared to 00 by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TFAILIEN (SYS_IRC1TIEN[1]) is high, an interrupt will be triggered to notify that HIRC1 trim value update limitation count was reached    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count does not reach.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count reached and HIRC1 frequency still not locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKERRIF   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the frequency of 32.768 kHz external low speed crystal oscillator (LXT) or 36 MHz internal high speed RC oscillator (HIRC1) is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set to 1, the auto trim operation stopped and FREQSEL (SYS_IRC1TCTL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN (SYS_IRC1TCTL[8]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and CLKEIEN (SYS_IRC1TIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock frequency is accuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01603">1603</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac01ae1a9bbaa02f54a6e7cc944450b62" name="gac01ae1a9bbaa02f54a6e7cc944450b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01ae1a9bbaa02f54a6e7cc944450b62">&#9670;&nbsp;</a></span>IRDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::IRDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] UART IrDA Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md245"></a>
Offset: 0x30  UART IrDA Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TXEN   </td><td class="markdownTableBodyLeft">IrDA Receiver/Transmitter Selection Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = IrDA Transmitter Disabled and Receiver Enabled. (Default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = IrDA Transmitter Enabled and Receiver Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TXINV   </td><td class="markdownTableBodyLeft">IrDA Inverse Transmitting Output Signal    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None inverse transmitting signal. (Default)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Inverse transmitting output signal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RXINV   </td><td class="markdownTableBodyLeft">IrDA Inverse Receive Input Signal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None inverse receiving input signal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Inverse receiving input signal. (Default)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10940">10940</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac7bf7dba9c366e87483339540c640c13" name="gac7bf7dba9c366e87483339540c640c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7bf7dba9c366e87483339540c640c13">&#9670;&nbsp;</a></span>IRQ0_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ0_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] MCU IRQ0 (BOD_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md0"></a>
Offset: 0x00  MCU IRQ0 (BOD_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00410">410</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5dca33a1d29d80d849f4b36ff5a24296" name="ga5dca33a1d29d80d849f4b36ff5a24296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dca33a1d29d80d849f4b36ff5a24296">&#9670;&nbsp;</a></span>IRQ10_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ10_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] MCU IRQ10 (TMR2_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md10"></a>
Offset: 0x28  MCU IRQ10 (TMR2_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00420">420</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga182c501d6a081795449711b1c6b2e767" name="ga182c501d6a081795449711b1c6b2e767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182c501d6a081795449711b1c6b2e767">&#9670;&nbsp;</a></span>IRQ11_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ11_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] MCU IRQ11 (TMR3_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md11"></a>
Offset: 0x2C  MCU IRQ11 (TMR3_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00421">421</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0bc101993cf0f48a15fe14a48db71e28" name="ga0bc101993cf0f48a15fe14a48db71e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc101993cf0f48a15fe14a48db71e28">&#9670;&nbsp;</a></span>IRQ12_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ12_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] MCU IRQ12 (UART0_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md12"></a>
Offset: 0x30  MCU IRQ12 (UART0_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00422">422</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gacfe5f9f814afd5eb85cf8852626f369f" name="gacfe5f9f814afd5eb85cf8852626f369f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfe5f9f814afd5eb85cf8852626f369f">&#9670;&nbsp;</a></span>IRQ13_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ13_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] MCU IRQ13 (UART1_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md13"></a>
Offset: 0x34  MCU IRQ13 (UART1_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00423">423</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8ccd0ea747c25a37ab1beaf5dff1a161" name="ga8ccd0ea747c25a37ab1beaf5dff1a161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ccd0ea747c25a37ab1beaf5dff1a161">&#9670;&nbsp;</a></span>IRQ14_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ14_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] MCU IRQ14 (SPI0_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md14"></a>
Offset: 0x38  MCU IRQ14 (SPI0_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00424">424</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9ebbd8ebb6d408e6f7e4a27470365cfe" name="ga9ebbd8ebb6d408e6f7e4a27470365cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebbd8ebb6d408e6f7e4a27470365cfe">&#9670;&nbsp;</a></span>IRQ15_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ15_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] MCU IRQ15 (SPI1_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md15"></a>
Offset: 0x3C  MCU IRQ15 (SPI1_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00425">425</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9c4be4f90ae9081706857b34b370d5a5" name="ga9c4be4f90ae9081706857b34b370d5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c4be4f90ae9081706857b34b370d5a5">&#9670;&nbsp;</a></span>IRQ16_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ16_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] MCU IRQ16 (SPI2_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md16"></a>
Offset: 0x40  MCU IRQ16 (SPI2_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00426">426</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gace4d6a95161ea50c9c94bd8fb5351fe4" name="gace4d6a95161ea50c9c94bd8fb5351fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4d6a95161ea50c9c94bd8fb5351fe4">&#9670;&nbsp;</a></span>IRQ17_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ17_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] MCU IRQ17 (IRC_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md17"></a>
Offset: 0x44  MCU IRQ17 (IRC_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00427">427</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5bbde38843d015c4de40045491936efb" name="ga5bbde38843d015c4de40045491936efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bbde38843d015c4de40045491936efb">&#9670;&nbsp;</a></span>IRQ18_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ18_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] MCU IRQ18 (I2C0_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md18"></a>
Offset: 0x48  MCU IRQ18 (I2C0_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00428">428</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga56230fdd07839e040651f7c628b3793c" name="ga56230fdd07839e040651f7c628b3793c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56230fdd07839e040651f7c628b3793c">&#9670;&nbsp;</a></span>IRQ19_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ19_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] MCU IRQ19 (I2C1_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md19"></a>
Offset: 0x4C  MCU IRQ19 (I2C1_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00429">429</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf4d0fa0d94d4fbbd04d6467ee31484f4" name="gaf4d0fa0d94d4fbbd04d6467ee31484f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d0fa0d94d4fbbd04d6467ee31484f4">&#9670;&nbsp;</a></span>IRQ1_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ1_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] MCU IRQ1 (WDT_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md1"></a>
Offset: 0x04  MCU IRQ1 (WDT_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00411">411</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6ee3406bfdd4397a930897ead457a127" name="ga6ee3406bfdd4397a930897ead457a127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee3406bfdd4397a930897ead457a127">&#9670;&nbsp;</a></span>IRQ20_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ20_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] Reserved <br  />
</p>
<h2><a class="anchor" id="autotoc_md20"></a>
Offset: 0x50  Reserved</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00430">430</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8c9b6577ca832fa8fa430e2c5fa0fbde" name="ga8c9b6577ca832fa8fa430e2c5fa0fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c9b6577ca832fa8fa430e2c5fa0fbde">&#9670;&nbsp;</a></span>IRQ21_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ21_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] MCU IRQ21 (SC0_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md21"></a>
Offset: 0x54  MCU IRQ21 (SC0_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00431">431</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab9735f23768b8ff4ec1006c2b75180e5" name="gab9735f23768b8ff4ec1006c2b75180e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9735f23768b8ff4ec1006c2b75180e5">&#9670;&nbsp;</a></span>IRQ22_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ22_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] MCU IRQ22 (SC1_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md22"></a>
Offset: 0x58  MCU IRQ22 (SC1_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00432">432</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac1eda2af84801586be6cd050708f969c" name="gac1eda2af84801586be6cd050708f969c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1eda2af84801586be6cd050708f969c">&#9670;&nbsp;</a></span>IRQ23_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ23_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] Reserved <br  />
</p>
<h2><a class="anchor" id="autotoc_md23"></a>
Offset: 0x5C  Reserved</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00433">433</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4284b71d90737d21d1c3f4593370e07b" name="ga4284b71d90737d21d1c3f4593370e07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4284b71d90737d21d1c3f4593370e07b">&#9670;&nbsp;</a></span>IRQ24_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ24_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] MCU IRQ24 (CKSD_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md24"></a>
Offset: 0x60  MCU IRQ24 (CKSD_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00434">434</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad952077f9afaf2791b55ce7008fcbad4" name="gad952077f9afaf2791b55ce7008fcbad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad952077f9afaf2791b55ce7008fcbad4">&#9670;&nbsp;</a></span>IRQ25_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ25_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] Reserved <br  />
</p>
<h2><a class="anchor" id="autotoc_md25"></a>
Offset: 0x64  Reserved</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00435">435</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8fc176951d5f96e8186a05d2ef5f4046" name="ga8fc176951d5f96e8186a05d2ef5f4046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc176951d5f96e8186a05d2ef5f4046">&#9670;&nbsp;</a></span>IRQ26_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ26_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0068] MCU IRQ26 (DMA_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md26"></a>
Offset: 0x68  MCU IRQ26 (DMA_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00436">436</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac12ee41e08eecc3f82827ae7cf750b7a" name="gac12ee41e08eecc3f82827ae7cf750b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12ee41e08eecc3f82827ae7cf750b7a">&#9670;&nbsp;</a></span>IRQ27_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ27_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x006c] MCU IRQ27 (SPI3_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md27"></a>
Offset: 0x6C  MCU IRQ27 (SPI3_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00437">437</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6e431745882f1ed119211af539f8f8a3" name="ga6e431745882f1ed119211af539f8f8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e431745882f1ed119211af539f8f8a3">&#9670;&nbsp;</a></span>IRQ28_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ28_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] MCU IRQ28 (PDWU_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md28"></a>
Offset: 0x70  MCU IRQ28 (PDWU_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00438">438</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga1254a295c48aad0636a84d4f4436d842" name="ga1254a295c48aad0636a84d4f4436d842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1254a295c48aad0636a84d4f4436d842">&#9670;&nbsp;</a></span>IRQ29_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ29_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0074] MCU IRQ29 (ADC_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md29"></a>
Offset: 0x74  MCU IRQ29 (ADC_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00439">439</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab1e9c35d7e7d62af0410690c0859b9b3" name="gab1e9c35d7e7d62af0410690c0859b9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e9c35d7e7d62af0410690c0859b9b3">&#9670;&nbsp;</a></span>IRQ2_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ2_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] MCU IRQ2 (EINT0) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md2"></a>
Offset: 0x08  MCU IRQ2 (EINT0) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00412">412</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga08c2788b28bf5692abcff725440deffa" name="ga08c2788b28bf5692abcff725440deffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c2788b28bf5692abcff725440deffa">&#9670;&nbsp;</a></span>IRQ30_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ30_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0078] MCU IRQ30 (ACMP_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md30"></a>
Offset: 0x78  MCU IRQ30 (ACMP_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00440">440</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad777cef7eb301cf599462dea43bcae25" name="gad777cef7eb301cf599462dea43bcae25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad777cef7eb301cf599462dea43bcae25">&#9670;&nbsp;</a></span>IRQ31_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ31_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x007c] MCU IRQ31 (RTC_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md31"></a>
Offset: 0x7C  MCU IRQ31 (RTC_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00441">441</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga79d1f71a7d14c9227e5e76821a58cd2c" name="ga79d1f71a7d14c9227e5e76821a58cd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d1f71a7d14c9227e5e76821a58cd2c">&#9670;&nbsp;</a></span>IRQ3_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ3_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] MCU IRQ3 (EINT1) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md3"></a>
Offset: 0x0C  MCU IRQ3 (EINT1) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00413">413</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadd448bc9e52979a1d5217ccc3eec583b" name="gadd448bc9e52979a1d5217ccc3eec583b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd448bc9e52979a1d5217ccc3eec583b">&#9670;&nbsp;</a></span>IRQ4_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ4_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] MCU IRQ4 (GPABC_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md4"></a>
Offset: 0x10  MCU IRQ4 (GPABC_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00414">414</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga39673b7e4de880f77805e944579fa8ba" name="ga39673b7e4de880f77805e944579fa8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39673b7e4de880f77805e944579fa8ba">&#9670;&nbsp;</a></span>IRQ5_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ5_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] MCU IRQ5 (GPDEF_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md5"></a>
Offset: 0x14  MCU IRQ5 (GPDEF_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00415">415</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga27e16ee6292f84892e1710ccd606dcc2" name="ga27e16ee6292f84892e1710ccd606dcc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27e16ee6292f84892e1710ccd606dcc2">&#9670;&nbsp;</a></span>IRQ6_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ6_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] MCU IRQ6 (PWM0_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md6"></a>
Offset: 0x18  MCU IRQ6 (PWM0_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00416">416</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga670f4ddb283b1dce2cf59990d96e30fd" name="ga670f4ddb283b1dce2cf59990d96e30fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670f4ddb283b1dce2cf59990d96e30fd">&#9670;&nbsp;</a></span>IRQ7_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ7_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] Reserved <br  />
</p>
<h2><a class="anchor" id="autotoc_md7"></a>
Offset: 0x1C  Reserved</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00417">417</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga32665faf4c9ccfb7c9121455ff854f8c" name="ga32665faf4c9ccfb7c9121455ff854f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32665faf4c9ccfb7c9121455ff854f8c">&#9670;&nbsp;</a></span>IRQ8_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ8_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] MCU IRQ8 (TMR0_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md8"></a>
Offset: 0x20  MCU IRQ8 (TMR0_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00418">418</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7b805a0b1904f9a69c0ab80f8300e8a5" name="ga7b805a0b1904f9a69c0ab80f8300e8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b805a0b1904f9a69c0ab80f8300e8a5">&#9670;&nbsp;</a></span>IRQ9_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::IRQ9_SRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] MCU IRQ9 (TMR1_INT) interrupt source identify <br  />
</p>
<h2><a class="anchor" id="autotoc_md9"></a>
Offset: 0x24  MCU IRQ9 (TMR1_INT) interrupt source identify</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">INT_SRC   </td><td class="markdownTableBodyLeft">Interrupt Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the interrupt sources for interrupt event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00419">419</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga75f3856febaa771dd514073d127d0f91" name="ga75f3856febaa771dd514073d127d0f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f3856febaa771dd514073d127d0f91">&#9670;&nbsp;</a></span>ISPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] ISP Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md87"></a>
Offset: 0x04  ISP Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPADDR   </td><td class="markdownTableBodyLeft">ISP Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Nano103 series is equipped with embedded flash    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISPADDR [1:0] must be kept 00 for ISP 32-bit operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For both CRC-32 Checksum Calculation and Flash All-One Verification commands, this field is the flash starting address for checksum calculation and 512 bytes address alignment is necessary.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03234">3234</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga095e1f869199de86a9f56bcaae06ea69" name="ga095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] ISP CMD Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md89"></a>
Offset: 0x0C  ISP CMD Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CMD   </td><td class="markdownTableBodyLeft">ISP CMD    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP command table is shown below:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x00 = FLASH 32-bit Read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x04 = Read Unique ID.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x08 = Read All-One Verification Result.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0B = Read Company ID.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0C = Read Device ID.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0D = Read CRC-32 Checksum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x21 = FLASH 32-bit Program.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x22 = FLASH Page Erase.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x26 = FLASH Mass Erase.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x28 = Run All-One Verification.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x2D = Run CRC-32 Checksum Calculation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x2E = Vector Remap.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The other commands are invalid.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03236">3236</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae9417e5f36c49c47f9daa77155b7b687" name="gae9417e5f36c49c47f9daa77155b7b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9417e5f36c49c47f9daa77155b7b687">&#9670;&nbsp;</a></span>ISPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] ISP Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md86"></a>
Offset: 0x00  ISP Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPEN   </td><td class="markdownTableBodyLeft">ISP Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP function enable bit. Set this bit to enable ISP function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BS   </td><td class="markdownTableBodyLeft">Boot Select (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set/clear this bit to select next booting from LDROM/APROM, respectively    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit also functions as chip booting status flag, which can be used to check where chip booted from.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the inversed value of CBS[1] (CONFIG0[7]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from APROM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting from LDROM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">APUEN   </td><td class="markdownTableBodyLeft">APROM Update Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = APROM cannot be updated when the chip runs in APROM booting without IAP mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = APROM can be updated when the chip runs in APROM booting without IAP mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CFGUEN   </td><td class="markdownTableBodyLeft">CONFIG Update Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CONFIG cannot be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CONFIG can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">LDUEN   </td><td class="markdownTableBodyLeft">LDROM Update Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LDROM update enable bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LDROM cannot be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LDROM can be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In LDROM booting without IAP mode, LDROM cannot be updated even if LDUEN=1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ISPFF   </td><td class="markdownTableBodyLeft">ISP Fail Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit needs to be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(10) KPROM is erased/programmed if KEYLOCK is set to 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(11) APROM(not include Data Flash) is erased/programmed if KEYLOCK is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03233">3233</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9c48d59719ca197e52d7eae9d26c6600" name="ga9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] ISP Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md88"></a>
Offset: 0x08  ISP Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT   </td><td class="markdownTableBodyLeft">ISP Data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write data to this register before ISP program operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read data from this register after ISP read operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Run CRC-32 Checksum Calculation command, ISPDAT is the memory size (byte) and 512 bytes alignment    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For ISP Read CRC-32 Checksum command, ISPDAT is the checksum result    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ISPDAT = 0x0000_0000, it means that (1) the checksum calculation is in progress, (2) the memory range for checksum calculation is incorrect.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03235">3235</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga6f4e93377445909cf29c19efd1897cc2" name="ga6f4e93377445909cf29c19efd1897cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4e93377445909cf29c19efd1897cc2">&#9670;&nbsp;</a></span>ISPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] ISP Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md93"></a>
Offset: 0x40  ISP Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPBUSY   </td><td class="markdownTableBodyLeft">ISP Busy Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPGO(FMC_ISPTRG[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is progressed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">CBS   </td><td class="markdownTableBodyLeft">Boot Selection of CONFIG (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the CBS (CONFIG0 [7:6]) after any reset is happened except CPU reset (CPURF(SYS_RSTSTS[7]) is 1) or system reset (SYSRF(SYS_RSTSTS[5]) is happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = LDROM with IAP mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = LDROM without IAP mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = APROM with IAP mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = APROM without IAP mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PGFF   </td><td class="markdownTableBodyLeft">Flash Program with Fast Verification Flag(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if data is mismatched at ISP programming verification    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is clear by performing ISP flash erase or ISP read CID operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash Program is success.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash Program is fail. Program data is different with data in the flash memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ISPFF   </td><td class="markdownTableBodyLeft">ISP Fail Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) Page Erase command at LOCK mode with ICE connection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) Erase or Program command at brown-out detected    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Destination address is illegal, such as over an available range.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Invalid ISP commands    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) KPROM is erased/programmed if KEYLOCK is set to 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) APROM(not include Data Flash) is erased/programmed if KEYLOCK is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write-protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ALLONE   </td><td class="markdownTableBodyLeft">Flash All-one Verification Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware if all of flash bits are 1, and clear if flash bits are not all 1 after "Run Flash All-One Verification" complete; this bit also can be clear by writing 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = All of flash bits are 1 after "Run Flash All-One Verification" complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash bits are not all 1 after "Run Flash All-One Verification" complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:9]   </td><td class="markdownTableBodyCenter">VECMAP   </td><td class="markdownTableBodyLeft">Vector Page Mapping Address (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">All access to 0x0000_0000~0x0000_01FF is remapped to the flash memory or SRAM address {VECMAP[20:0], 9'h000} ~ {VECMAP[20:0], 9'h1FF}    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">VECMAP [20:19] = 00 system vector address is mapped to flash memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">VECMAP [20:19] = 10 system vector address is mapped to SRAM memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">VECMAP [18:12] should be 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03243">3243</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga172d47d716db9a6a91f01d0c63fae006" name="ga172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] ISP Trigger Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md90"></a>
Offset: 0x10  ISP Trigger Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPGO   </td><td class="markdownTableBodyLeft">ISP Start Trigger (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is progressed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03237">3237</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3e7f9d4af3099e638570526cb6f40288" name="ga3e7f9d4af3099e638570526cb6f40288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7f9d4af3099e638570526cb6f40288">&#9670;&nbsp;</a></span>IVREFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IVREFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x006c] Internal Voltage Reference Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md53"></a>
Offset: 0x6C  Internal Voltage Reference Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BGPEN   </td><td class="markdownTableBodyLeft">Band-gap Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a protected register. Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Band-gap is the reference voltage of internal reference voltage    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User must enable band-gap if want to enable internal 1.5, 1.8V or 2.5V reference voltage.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">REGEN   </td><td class="markdownTableBodyLeft">Regulator Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Enable internal 1.5, 1.8V or 2.5V reference voltage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a protected register. Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">SEL25   </td><td class="markdownTableBodyLeft">Regulator Output Voltage Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Select internal reference voltage level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 1.5V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 1.8V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 2.5V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 2.5V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">EXTMODE   </td><td class="markdownTableBodyLeft">Regulator External Mode (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Users can output regulator output voltage in VREF pin if EXT_MODE is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No connection with external VREF pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Connect to external VREF pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Connect a 1uF to 10uF capacitor to AVSS will let internal voltage reference be more stable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">VREFTRIM   </td><td class="markdownTableBodyLeft">Internal Voltage Reference Trim (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01588">1588</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaeabdbb3a8c0bc899071db16378fac190" name="gaeabdbb3a8c0bc899071db16378fac190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeabdbb3a8c0bc899071db16378fac190">&#9670;&nbsp;</a></span>KECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KECNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] KEY-Unmatched Counting Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md99"></a>
Offset: 0x64  KEY-Unmatched Counting Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">KECNT   </td><td class="markdownTableBodyLeft">Error Key Entry Counter at Each Power-on (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KECNT is increased when entry keys is wrong in Security Key protection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KECNT is cleared to 0 if key comparison is matched or system power-on.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">KEMAX   </td><td class="markdownTableBodyLeft">Maximum Number for Error Key Entry at Each Power-on (Read Only).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KEMAX is the maximum error key entry number at each power-on.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When KEMAXROM of KPROM is erased or programmed, KEMAX will also be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KEMAX is used to limit KECNT(FMC_KECNT[5:0]) maximum counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FORBID (FMC_KEYSTS [3]) will be set to 1 when KECNT is more than KEMAX.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03252">3252</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf6a38e202e5b2b35faf73800b0cf2e71" name="gaf6a38e202e5b2b35faf73800b0cf2e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6a38e202e5b2b35faf73800b0cf2e71">&#9670;&nbsp;</a></span>KEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] KEY0 Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md94"></a>
Offset: 0x50  KEY0 Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">KEY0   </td><td class="markdownTableBodyLeft">KEY0 Data (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write KEY0 data to this register before KEY Comparison operation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03247">3247</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga05cfde3d652795afb59f62d34cae4e6f" name="ga05cfde3d652795afb59f62d34cae4e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05cfde3d652795afb59f62d34cae4e6f">&#9670;&nbsp;</a></span>KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] KEY1 Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md95"></a>
Offset: 0x54  KEY1 Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">KEY1   </td><td class="markdownTableBodyLeft">KEY1 Data (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write KEY1 data to this register before KEY Comparison operation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03248">3248</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae619984779b493f0847b82f4aa218805" name="gae619984779b493f0847b82f4aa218805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae619984779b493f0847b82f4aa218805">&#9670;&nbsp;</a></span>KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEY2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] KEY2 Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md96"></a>
Offset: 0x58  KEY2 Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">KEY2   </td><td class="markdownTableBodyLeft">KEY2 Data (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write KEY2 data to this register before KEY Comparison operation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03249">3249</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga4ccdde84cf1ee96eb026ff4cf0ad5d71" name="ga4ccdde84cf1ee96eb026ff4cf0ad5d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ccdde84cf1ee96eb026ff4cf0ad5d71">&#9670;&nbsp;</a></span>KEYSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEYSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] KEY Comparison Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md98"></a>
Offset: 0x60  KEY Comparison Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">KEYBUSY   </td><td class="markdownTableBodyLeft">KEY Comparison Busy (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = KEY comparison is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = KEY comparison is busy.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">KEYLOCK   </td><td class="markdownTableBodyLeft">KEY LOCK Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 if KEYMATCH (FMC_KEYSTS [2]) is 0 and cleared to 0 if KEYMATCH is 1 in Security Key protection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit also can be set to 1 while    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CPU write 1 to KEYLOCK(FMC_KEYSTS[1]) or    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l KEYFLAG(FMC_KEYSTS[4]) is 1 at power-on or reset or    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l KEYENROM is programmed a non-0xFF value or    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Time-out event or    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l FORBID(FMC_KEYSTS[3]) is 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = KPROM and APROM (not include Data Flash) is not in write protection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = KPROM and APROM (not include Data Flash) is in write protection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CONFIG write protect is depended on CFGFLAG    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">KEYMATCH   </td><td class="markdownTableBodyLeft">KEY Match Flag(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 after KEY comparison complete if the KEY0, KEY1 and KEY2 are matched with the 96-bit security keys in KPROM; and cleared to 0 if KEYs are unmatched    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is also cleared to 0 while    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CPU writing 1 to KEYLOCK(FMC_KEYSTS[1]) or    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Time-out event or    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l KPROM is erased or    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l KEYENROM is programmed to a non-0xFF value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Chip is in Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = KEY0, KEY1, and KEY2 are unmatched with the KPROM setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = KEY0, KEY1, and KEY2 are matched with the KPROM setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">FORBID   </td><td class="markdownTableBodyLeft">KEY Comparison Forbidden Flag(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 whenKECNT(FMC_KECNT[4:0])is more than KEMAX (FMC_KECNT[12:8]) orKPCNT (FMC_KPCNT [2:0])is more than KPMAX (FMC_KPCNT [10:8]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = KEY comparison is not forbidden.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = KEY comparison is forbidden, KEYGO (FMC_KEYTRG [0]) cannot trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">KEYFLAG   </td><td class="markdownTableBodyLeft">KEY Protection Enable Flag(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set while the KEYENROM [7:0] is not 0xFF at power-on or reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared to 0 by hardware while KPROM is erased    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 by hardware while KEYENROM is programmed to a non-0xFF value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Security Key protection Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Security KeyprotectionEnabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CFGFLAG   </td><td class="markdownTableBodyLeft">CONFIG Write-protection Enable Flag(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set while the KEYENROM [0] is 0 at power-on or reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared to 0 by hardware while KPROM is erased    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 by hardware while KEYENROM[0] is programmed to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CONFIG write-protection Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CONFIG write-protection Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03251">3251</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8366bfdf49b1716eab9f3fd7f638bed9" name="ga8366bfdf49b1716eab9f3fd7f638bed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8366bfdf49b1716eab9f3fd7f638bed9">&#9670;&nbsp;</a></span>KEYTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEYTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] KEY Comparison Trigger Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md97"></a>
Offset: 0x5C  KEY Comparison Trigger Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">KEYGO   </td><td class="markdownTableBodyLeft">KEY Comparison Start Trigger (Write Protection)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start KEY comparison operation and this bit will be cleared to 0 by hardware automatically when KEY comparison operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This trigger operation is valid while FORBID (FMC_KEYSTS [3]) is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = KEY comparison operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = KEY comparison is progressed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:This bit is write-protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TCEN   </td><td class="markdownTableBodyLeft">Time-out Counting Enable Bit (Write Protection)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Time-out counting Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out counting Enabled if key is matched after key comparison finish.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 minutes is at least for time-out, and average is about 20 minutes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:This bit is write-protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03250">3250</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga95629c348cada36e1dabed18b0d4ec4a" name="ga95629c348cada36e1dabed18b0d4ec4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95629c348cada36e1dabed18b0d4ec4a">&#9670;&nbsp;</a></span>KPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0068] KEY-Unmatched Power-on Counting Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md100"></a>
Offset: 0x68  KEY-Unmatched Power-on Counting Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">KPCNT   </td><td class="markdownTableBodyLeft">Power-on Counter for Error Key Entry(Read Only).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KPCNT is the power-on counting for error key entry in Security Key protection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KPCNT is cleared to 0 if key comparison is matched.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">KPMAX   </td><td class="markdownTableBodyLeft">Power-on Maximum Number for Error Key Entry (Read Only).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KPMAX is the power-on maximum number for error key entry.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When KPMAXROM of KPROM is erased or programmed, KPMAX will also be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">KPMAX is used to limit KPCNT (FMC_KPCNT [3:0]) maximum counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FORBID(FMC_KEYSTS[3]) will be set to 1 when KPCNT is more than KPMAX.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l03253">3253</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8c650811df004c108b12713f305990cf" name="ga8c650811df004c108b12713f305990cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c650811df004c108b12713f305990cf">&#9670;&nbsp;</a></span>LDOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::LDOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] LDO Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md54"></a>
Offset: 0x70  LDO Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">FASTWK   </td><td class="markdownTableBodyLeft">Fast Wakeup Control Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Fast Wakeup from Power-Down mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Fast Wakeup from Power-Down mode Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">LDOLVL   </td><td class="markdownTableBodyLeft">LDO Output Voltage Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 1.2V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 1.6V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 1.8V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 1.8V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">LPRMEN   </td><td class="markdownTableBodyLeft">Low-Power Run Mode Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low-Power run mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low-Power run mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FMCLVEN   </td><td class="markdownTableBodyLeft">Flash memory Low voltage Mode Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash memory low voltage(1.2V) mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash memory low voltage(1.2V) mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01589">1589</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa8c9f364107138b9ec8a4734656dc82b" name="gaa8c9f364107138b9ec8a4734656dc82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c9f364107138b9ec8a4734656dc82b">&#9670;&nbsp;</a></span>LEAPYEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LEAPYEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] RTC Leap Year Indicator Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md222"></a>
Offset: 0x24  RTC Leap Year Indicator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LEAPYEAR   </td><td class="markdownTableBodyLeft">Leap Year Indication Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = This year is not a leap year.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = This year is leap year.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10132">10132</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gafabb58cc2e95cfafa6b62518953d37aa" name="gafabb58cc2e95cfafa6b62518953d37aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabb58cc2e95cfafa6b62518953d37aa">&#9670;&nbsp;</a></span>LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::LINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] UART Transfer Line Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md237"></a>
Offset: 0x08  UART Transfer Line Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">WLS   </td><td class="markdownTableBodyLeft">Word Length Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field sets UART word length.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 5 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 6 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 7 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 8 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">NSB   </td><td class="markdownTableBodyLeft">Number of STOP Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = One STOP bit is generated in the transmitted data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When select 5-bit word length, 1.5 STOP bit is generated in the transmitted data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When select 6-, 7- and 8-bit word length, 2 STOP bit is generated in the transmitted data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">PBE   </td><td class="markdownTableBodyLeft">Parity Bit Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No parity bit generated Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity bit generated Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Parity bit is generated on each outgoing character and is checked on each incoming data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">EPE   </td><td class="markdownTableBodyLeft">Even Parity Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Odd number of logic 1's is transmitted and checked in each word.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Even number of logic 1's is transmitted and checked in each word.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit has effect only when PBE (UART_TLCTL[3]) is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SPE   </td><td class="markdownTableBodyLeft">Stick Parity Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stick parity Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Stick parity Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If PBE (UART_TLCTL[3]) and EPE (UART_TLCTL[4]) are logic 1, the parity bit is transmitted and checked as logic 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If PBE (UART_TLCTL[3]) is 1 and EPE (UART_TLCTL[4]) is 0 then the parity bit is transmitted and checked as 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BCB   </td><td class="markdownTableBodyLeft">Break Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Break Control Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Break Control Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit acts only on TX line and has no effect on the transmitter logic.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">RFITL   </td><td class="markdownTableBodyLeft">RX FIFO Interrupt Trigger Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the receive FIFO equals the RFITL, the RDAIF will be set (if RDAIEN (UART_IER [0]) enabled, and an interrupt will be generated).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = RX FIFO Interrupt Trigger Level is 1 byte.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = RX FIFO Interrupt Trigger Level is 4 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = RX FIFO Interrupt Trigger Level is 8 bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = RX FIFO Interrupt Trigger Level is 14 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in IrDA mode or RS-485 mode, the RFITL must be set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">RTSTRGLV   </td><td class="markdownTableBodyLeft">nRTS Trigger Level for Auto-flow Control Use    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = nRTS Trigger Level is 1 byte.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = nRTS Trigger Level is 4 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = nRTS Trigger Level is 8 bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = nRTS Trigger Level is 14 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is used for auto nRTS flow control.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10929">10929</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2777cbf948e62a67a7ce9d80d2b5e37d" name="ga2777cbf948e62a67a7ce9d80d2b5e37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2777cbf948e62a67a7ce9d80d2b5e37d">&#9670;&nbsp;</a></span>LXTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] RTC 32.768 kHz Oscillator Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md230"></a>
Offset: 0x100  RTC 32.768 kHz Oscillator Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LXT_TYPE   </td><td class="markdownTableBodyLeft">LXT TYPE Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Crystal type ( Crystal connect to X32KI with X32KO).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Oscillator type ( LXT source from X32KI PIN , X32KO as GPIO).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10143">10143</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga369111932acb2dec07748d4175e21d55" name="ga369111932acb2dec07748d4175e21d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369111932acb2dec07748d4175e21d55">&#9670;&nbsp;</a></span>LXTICTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTICTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0108] X32KI Pin Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md232"></a>
Offset: 0x108  X32KI Pin Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">IO Operation Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = X32KI (PF.7) is input only mode, without pull-up resistor.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = X32KI (PF.7) is output push pull mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = X32KI (PF.7) is open drain mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = X32KI (PF.7) is input only mode with internal pull up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT   </td><td class="markdownTableBodyLeft">IO Output Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KI (PF.7) output low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KI (PF.7) output high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTLSEL   </td><td class="markdownTableBodyLeft">IO Pin State Backup Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When low speed 32 kHz oscillator is disabled, X32KI (PF.7) pin can be used as GPIO function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can program CTLSEL bit to decide X32KI (PF.7) I/O function is controlled by system power domain GPIO module or VBAT power domain RTC_LXTICTL control register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KI (PF.7) pin I/O function is controlled by GPIO module    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It becomes floating state when system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KI (PF.7) pin I/O function is controlled by VBAT power domain, X32KI (PF.7) pin function and I/O status are controlled by OPMODE[1:0] and DOUT after CTLSEL it set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I/O pin keeps the previous state after system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:CTLSEL (this bit) will automatically be set by hardware to 1 when system power is off and RTC Active Status = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10145">10145</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5daf37838e6745d0b7cd1d91b14a0764" name="ga5daf37838e6745d0b7cd1d91b14a0764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5daf37838e6745d0b7cd1d91b14a0764">&#9670;&nbsp;</a></span>LXTOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0104] X32KO Pin Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md231"></a>
Offset: 0x104  X32KO Pin Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">GPF0 Operation Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = X32KO (PF.6) is input only mode, without pull-up resistor.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = X32KO (PF.6) is output push pull mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = X32KO (PF.6) is open drain mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = X32KO (PF.6) is input only mode with internal pull up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT   </td><td class="markdownTableBodyLeft">IO Output Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KO (PF.6) output low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KO (PF.6) output high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTLSEL   </td><td class="markdownTableBodyLeft">IO Pin State Backup Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When low speed 32 kHz oscillator is disabled, X32KO (PF.6) pin can be used as GPIO function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can program CTLSEL bit to decide X32KO (PF.6) I/O function is controlled by system power domain GPIO module or VBAT power domain RTC_LXTOCTL control register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KO (PF.6) pin I/O function is controlled by GPIO module    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It becomes floating when system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KO (PF.6) pin I/O function is controlled by VBAT power domain, X32KO (PF.6) pin function and I/O status are controlled by OPMODE[1:0] and DOUT after CTLSEL it set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I/O pin keeps the previous state after system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:CTLSEL (this bit) will automatically be set by hardware to 1 when system power is off and RTC Active Status = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10144">10144</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae0372b900bab9b46799863407354cc96" name="gae0372b900bab9b46799863407354cc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0372b900bab9b46799863407354cc96">&#9670;&nbsp;</a></span>MCU_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::MCU_IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0084] MCU Interrupt Request Source Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md33"></a>
Offset: 0x84  MCU Interrupt Request Source Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">MCU_IRQ   </td><td class="markdownTableBodyLeft">MCU IRQ Source Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The MCU_IRQ collects all the interrupts from the peripherals and generates the synchronous interrupt to MCU Cortex-M0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are two modes to generate interrupt to Cortex-M0, the normal mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The MCU_IRQ collects all interrupts from each peripheral and synchronizes them and then interrupts the Cortex-M0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the MCU_IRQ[n] is "0", setting MCU_IRQ[n] "1" will generate an interrupt to Cortex-M0 NVIC[n].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the MCU_IRQ[n] is "1" (means an interrupt is asserted), setting the MCU_bit[n] will clear the interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set MCU_IRQ[n] u201C0u201D: no any effect   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00443">443</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga35c24b30f6065a4c23ec0231b964b90b" name="ga35c24b30f6065a4c23ec0231b964b90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c24b30f6065a4c23ec0231b964b90b">&#9670;&nbsp;</a></span>MIRCTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::MIRCTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a0] MIRC Trim Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md63"></a>
Offset: 0xA0  MIRC Trim Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Trim Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the target frequency of 4 MHz internal medium speed RC oscillator (MIRC) auto trim.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if clock error detected with CESTOPEN (SYS_MIRCTCTL[8]) is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Disable MIRC auto trim function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Enable MIRC auto trim function and trim HIRC to 4 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: MIRC auto trim cannot work normally at power down mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits must be cleared before entering power down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">LOOPSEL   </td><td class="markdownTableBodyLeft">Trim Calculation Loop Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that trim value calculation is based on how many 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RETRYCNT   </td><td class="markdownTableBodyLeft">Trim Value Update Limitation Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that how many times the auto trim circuit will try to update the MIRC trim value before the frequency of MIRC locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the MIRC locked, the internal trim value update counter will be reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reached this limitation value and frequency of MIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL (SYS_MIRCTCTL[1:0]) will be cleared to 00.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim retry count limitation is 64 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim retry count limitation is 128 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim retry count limitation is 256 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim retry count limitation is 512 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CESTOPEN   </td><td class="markdownTableBodyLeft">Clock Error Stop Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to control if stop the MIRC trim operation when 32.768 kHz clock error is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If set this bit high and 32.768 kHz clock error detected, the status CLKERRIF (SYS_MIRCTISTS[2]) would be set high and MIRC trim operation was stopped    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is low and 32.768 kHz clock error detected, the status CLKERRIF (SYS_MIRCTISTS[2]) would be set high and MIRC trim operation is continuously.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The trim operation is keep going if clock is inaccuracy.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The trim operation is stopped if clock is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01607">1607</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5b7220555456cd728a11cf1211a07a60" name="ga5b7220555456cd728a11cf1211a07a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b7220555456cd728a11cf1211a07a60">&#9670;&nbsp;</a></span>MIRCTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::MIRCTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a4] MIRC Trim Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md64"></a>
Offset: 0xA4  MIRC Trim Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIEN   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while MIRC trim value update limitation count reached and MIRC frequency still not locked on target frequency set by FREQSEL (SYS_MIRCTCTL[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TFAILIF (SYS_MIRCTSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that MIRC trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable TFAILIF (SYS_MIRCTSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable TFAILIF (SYS_MIRCTSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKEIEN   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to1, and CLKERRIF (SYS_MIRCTSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable CLKERRIF (SYS_MIRCTSTS[2]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable CLKERRIF (SYS_MIRCTSTS[2]) status to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01608">1608</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga420a4c8e158647c949a51d2b8752906a" name="ga420a4c8e158647c949a51d2b8752906a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420a4c8e158647c949a51d2b8752906a">&#9670;&nbsp;</a></span>MIRCTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::MIRCTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a8] MIRC Trim Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md65"></a>
Offset: 0xA8  MIRC Trim Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FREQLOCK   </td><td class="markdownTableBodyLeft">MIRC Frequency Lock Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the MIRC frequency is locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a status bit and doesn't trigger any interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The internal medium-speed oscillator frequency doesn't lock at 4 MHz yet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The internal medium-speed oscillator frequency locked at 4 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIF   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that MIRC trim value update limitation count reached and the MIRC clock frequency still doesn't be locked    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL (SYS_MIRCTCTL[1:0]) will be cleared to 00 by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TFAILIEN (SYS_MIRCTIEN[1]) is high, an interrupt will be triggered to notify that MIRC trim value update limitation count was reached    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count does not reach.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count reached and MIRC frequency still not locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKERRIF   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the frequency of 32.768 kHz external low speed crystal oscillator (LXT) or 4 MHz internal medium speed RC oscillator (MIRC) is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set to 1, the auto trim operation stopped and FREQSEL (SYS_MIRCTCTL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN (SYS_MIRCTCTL[8]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and CLKEIEN (SYS_MIRCTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock frequency is accuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01609">1609</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga89ba209e495bff5db1de35a39411cd68" name="ga89ba209e495bff5db1de35a39411cd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ba209e495bff5db1de35a39411cd68">&#9670;&nbsp;</a></span>MISCCTL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::MISCCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Miscellaneous Control Resister <br  />
</p>
<h2><a class="anchor" id="autotoc_md38"></a>
Offset: 0x0C  Miscellaneous Control Resister</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">POR33DIS   </td><td class="markdownTableBodyLeft">POR 33 Disable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = POR33 is enable in normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = POR33 is disable in normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">POR18DIS   </td><td class="markdownTableBodyLeft">POR 18 Disable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = POR18 is enable in normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = POR18 is disable in normal operation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01555">1555</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga96c351509c0f3e0b134302b777f5dfb0" name="ga96c351509c0f3e0b134302b777f5dfb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c351509c0f3e0b134302b777f5dfb0">&#9670;&nbsp;</a></span>MISCCTL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::MISCCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01F0] Miscellaneous Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md234"></a>
Offset: 0x1F0  Miscellaneous Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">GAINSEL   </td><td class="markdownTableBodyLeft">LXT Gain Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Gain 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Gain 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Gain 2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Gain 3.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10150">10150</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5781796564afa8436d6075e6e4c7dbb3" name="ga5781796564afa8436d6075e6e4c7dbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5781796564afa8436d6075e6e4c7dbb3">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Pn I/O Mode Control <br  />
</p>
<h2><a class="anchor" id="autotoc_md101"></a>
Offset: 0x00  Pn I/O Mode Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">MODE0   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">MODE1   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">MODE2   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">MODE3   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">MODE4   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">MODE5   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">MODE6   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:14]   </td><td class="markdownTableBodyCenter">MODE7   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">MODE8   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">MODE9   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">MODE10   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:22]   </td><td class="markdownTableBodyCenter">MODE11   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">MODE12   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:26]   </td><td class="markdownTableBodyCenter">MODE13   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">MODE14   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:30]   </td><td class="markdownTableBodyCenter">MODE15   </td><td class="markdownTableBodyLeft">Port A-f I/O Pin[N] Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06139">6139</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaa38873ff3f8930d902c756500ec1eb4a" name="gaa38873ff3f8930d902c756500ec1eb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa38873ff3f8930d902c756500ec1eb4a">&#9670;&nbsp;</a></span>MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::MODEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] UART Modem Control Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md242"></a>
Offset: 0x1C  UART Modem Control Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RTSACTLV   </td><td class="markdownTableBodyLeft">nRTS Pin Active Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active level state of nRTS pin output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =n RTS pin output is high level active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS pin output is low level active. (Default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RTSSTS   </td><td class="markdownTableBodyLeft">nRTS Pin State (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit mirror from nRTS pin output of voltage logic status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nRTS pin output is low level voltage logic state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS pin output is high level voltage logic state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CTSACTLV   </td><td class="markdownTableBodyLeft">nCTS Trigger Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active level state of nCTS pin input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS pin input is high level active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS pin input is low level active. (Default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CTSSTS   </td><td class="markdownTableBodyLeft">nCTS Pin Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit mirror from nCTS pin input of voltage logic status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS pin input is low level voltage logic state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS pin input is high level voltage logic state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit echoes when UART Controller peripheral clock is enabled, and nCTS multi-function port is selected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">CTSDETF   </td><td class="markdownTableBodyLeft">Detect nCTS State Change Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever nCTS input has change state, and it will generate Modem interrupt to CPU when MODEMIEN (UART_IER[3]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS input has not change state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS input has change state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10934">10934</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac8439097ba3a140a30780629ca61cda0" name="gac8439097ba3a140a30780629ca61cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8439097ba3a140a30780629ca61cda0">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00bc] PWM0 Mask Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md162"></a>
Offset: 0xBC  PWM0 Mask Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">MSKDATn   </td><td class="markdownTableBodyLeft">PWM0 Mask Data Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of PWM0_CHn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to PWM0_CHn.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to PWM0_CHn.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08966">8966</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5dc91ba325591a97a296d44fc8289c42" name="ga5dc91ba325591a97a296d44fc8289c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc91ba325591a97a296d44fc8289c42">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b8] PWM0 Mask Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md161"></a>
Offset: 0xB8  PWM0 Mask Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">MSKENn   </td><td class="markdownTableBodyLeft">PWM0 Mask Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM0 output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding PWM0 channel n will output MSKDATn (PWM0_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 output signal is non-masked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 output signal is masked and output MSKDATn data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08965">8965</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga878fc4cbd3657302d75216f058fdbd69" name="ga878fc4cbd3657302d75216f058fdbd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878fc4cbd3657302d75216f058fdbd69">&#9670;&nbsp;</a></span>NMI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT_T::NMI_SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] NMI Source Interrupt Select Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md32"></a>
Offset: 0x80  NMI Source Interrupt Select Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">NMI_SEL   </td><td class="markdownTableBodyLeft">NMI Interrupt to Cortex-M0 Can Be Selected From One of the Interrupt[31:0]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The NMI_SEL bit[4:0] is used to select the NMI interrupt source   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l00442">442</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab8df0aca25a2623475d63067ab0d9b46" name="gab8df0aca25a2623475d63067ab0d9b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8df0aca25a2623475d63067ab0d9b46">&#9670;&nbsp;</a></span>PBUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0304] PWM0 PERIOD0 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md196"></a>
Offset: 0x304  PWM0 PERIOD0 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PBUF   </td><td class="markdownTableBodyLeft">PWM0 Period Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as PERIOD active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09015">9015</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae1c3ae3b52951efd21edba7e1b494e3d" name="gae1c3ae3b52951efd21edba7e1b494e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c3ae3b52951efd21edba7e1b494e3d">&#9670;&nbsp;</a></span>PBUF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x030c] PWM0 PERIOD2 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md197"></a>
Offset: 0x30C  PWM0 PERIOD2 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PBUF   </td><td class="markdownTableBodyLeft">PWM0 Period Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as PERIOD active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09019">9019</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga130a64ec8edcf3cf8701f27ea1c8a350" name="ga130a64ec8edcf3cf8701f27ea1c8a350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga130a64ec8edcf3cf8701f27ea1c8a350">&#9670;&nbsp;</a></span>PBUF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0314] PWM0 PERIOD4 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md198"></a>
Offset: 0x314  PWM0 PERIOD4 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PBUF   </td><td class="markdownTableBodyLeft">PWM0 Period Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as PERIOD active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09023">9023</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga98c44c630b54e2df3bf779fca81ff37e" name="ga98c44c630b54e2df3bf779fca81ff37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98c44c630b54e2df3bf779fca81ff37e">&#9670;&nbsp;</a></span>PDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Part Device Identification Number Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md34"></a>
Offset: 0x00  Part Device Identification Number Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">PDID   </td><td class="markdownTableBodyLeft">Part Device Identification Number (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register reflects device part number code    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can read this register to identify which device is used.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01548">1548</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaea959a66e888ad685a6b8debd0541826" name="gaea959a66e888ad685a6b8debd0541826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea959a66e888ad685a6b8debd0541826">&#9670;&nbsp;</a></span>PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::PDMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] A/D PDMA Current Transfer Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md294"></a>
Offset: 0x60  A/D PDMA Current Transfer Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">AD_PDMA   </td><td class="markdownTableBodyLeft">ADC PDMA Current Transfer Data (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During PDMA transfer, reading these bits can monitor the current PDMA transfer data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13384">13384</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga70facf25a25f16b8d817cc8a5efee378" name="ga70facf25a25f16b8d817cc8a5efee378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70facf25a25f16b8d817cc8a5efee378">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] SPI PDMA Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md286"></a>
Offset: 0x38  SPI PDMA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TXPDMAEN   </td><td class="markdownTableBodyLeft">Transmit PDMA Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit PDMA function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to PDMA section for more detail information.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SPI_CTL Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Two transaction need minimal 18 APB clock + 8 SPI peripheral clocks suspend interval in master mode for edge mode and 18 APB clock + 9.5 SPI peripheral clocks for level mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the 2-bit function is enabled, the requirement timing shall append 18 APB clock based on the above clock period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Hardware will clear this bit to 0 automatically after PDMA transfer done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXPDMAEN   </td><td class="markdownTableBodyLeft">Receiving PDMA Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver PDMA function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to PDMA section for more detail information.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Hardware will clear this bit to 0 automatically after PDMA transfer done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode and the FIFO bit is disabled, if the receive PDMA is enabled but the transmit PDMA is disabled, the minimal suspend interval between two successive transactions input is need to be larger than 9 SPI peripheral clock + 4 APB clock for edge mode and 9.5 SPI peripheral clock + 4 APB clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PDMARST   </td><td class="markdownTableBodyLeft">PDMA Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is used to reset the SPI PDMA function into default state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = After reset PDMA function or in normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset PDMA function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: it is auto cleared to 0 after the reset function has done.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12836">12836</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga202c954f8791685be52b3e3762c45981" name="ga202c954f8791685be52b3e3762c45981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga202c954f8791685be52b3e3762c45981">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PERIOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] PWM0 Period Register 0,2,4 <br  />
</p>
<h2><a class="anchor" id="autotoc_md153"></a>
Offset: 0x30  PWM0 Period Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PERIOD   </td><td class="markdownTableBodyLeft">PWM0 Period Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Count mode: In this mode, PWM0 counter counts from 0 to PERIOD, and restarts from 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Down-Count mode: In this mode, PWM0 counter counts from PERIOD to 0, and restarts from PERIOD.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 period time = (PERIOD+1) * PWM0_CLK period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Down-Count mode: In this mode, PWM0 counter counts from 0 to PERIOD, then decrements to 0 and repeats again.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 period time = 2 * PERIOD * PWM0_CLK period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08945">8945</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga717d5dd5b020c3b7c41a338ead1defe2" name="ga717d5dd5b020c3b7c41a338ead1defe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717d5dd5b020c3b7c41a338ead1defe2">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Pn Pin Value <br  />
</p>
<h2><a class="anchor" id="autotoc_md105"></a>
Offset: 0x10  Pn Pin Value</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PIN0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PIN1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PIN2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">PIN3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PIN4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PIN5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PIN6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">PIN7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PIN8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PIN9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PIN10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PIN11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PIN12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">PIN13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">PIN14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">PIN15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06143">6143</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7c045cb802cc04954a95356c2308ce4c" name="ga7c045cb802cc04954a95356c2308ce4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c045cb802cc04954a95356c2308ce4c">&#9670;&nbsp;</a></span>PINCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::PINCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] SC Pin Control State Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md260"></a>
Offset: 0x24  SC Pin Control State Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PWREN   </td><td class="markdownTableBodyLeft">SC_PWREN Pin Signal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can set PWREN (SC_PINCTL[0]) and PWRINV (SC_PINCTL[11])to decide SC_PWR pin is in high or low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write this field to drive SC_PWR pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer PWRINV (SC_PINCTL[11]) description for programming SC_PWR pin voltage level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read this field to get SC_PWR pin status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_PWR pin status is low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_PWR pin status is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating at hardware activation, warm reset or deactivation mode, this bit will be changed automatically    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Thus,do not fill in this field when operating in these modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SCRST   </td><td class="markdownTableBodyLeft">SC_RST Pin Signal    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_RST but user can drive SC_RST pin to high or low by setting this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write this field to drive SC_RST pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SC_RST pin to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SC_RST pin to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read this field to get SC_RST pin status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_RST pin status is low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_RST pin status is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating at activation, warm reset or deactivation mode, this bit will be changed automatically    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Thus,do not fill in this field when operating in these modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CREMOVE   </td><td class="markdownTableBodyLeft">Card Detect Removal Status of SC_CD Pin (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever card has been removal.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card removed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing u201C1u201D to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Card detect engine will start after SCEN (SC_CTL[0])set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CINSERT   </td><td class="markdownTableBodyLeft">Card Detect Insert Status of SC_CD Pin (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever card has been inserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card insert.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing u201C1u201D to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The card detect engine will start after SCEN (SC_CTL[0]) set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CDPINSTS   </td><td class="markdownTableBodyLeft">Card Detect Status of SC_CD Pin Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status flag of SC_CD    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SC_CD pin state at low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SC_CD pin state at high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CLKKEEP   </td><td class="markdownTableBodyLeft">SC Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC clock generation Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC clock always keeps free running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in activation, warm reset or deactivation mode, this bit will be changed automatically    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Thus,do not fill in this field when operating in these modes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ADACEN   </td><td class="markdownTableBodyLeft">Auto Deactivation When Card Removal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto deactivation Disabled when hardware detected the card removal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto deactivation Enabled when hardware detected the card removal.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the card is removed, hardware will stop any process and then do deactivation sequence (if this bit is set)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this process completes, hardware will generate an interrupt INITIF to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SCDOUT   </td><td class="markdownTableBodyLeft">SC Data Output Pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SCDATOUT but user can drive SCDATOUT pin to high or low by setting this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SCDATOUT pin to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SCDATOUT pin to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When SC is at activation, warm reset or deactivation mode, this bit will be changed automatically    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Thus,do not fill in this field when SC is in these modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">CDLV   </td><td class="markdownTableBodyLeft">Card Detect Level    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = When hardware detects the card detect pin (SC_CD) from high to low, it indicates a card is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When hardware detects the card detect pin from low to high, it indicates a card is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software must select card detect level before activate Smart Card.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PWRINV   </td><td class="markdownTableBodyLeft">SC_POW Pin Inverse    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used for inverse the SC_POW pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are four kinds of combination for SC_POW pin setting by PWRINV(SC_PINCTL[11]) and PWREN(SC_PINCTL[0])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWRINV (SC_PINCTL[11]) is bit 1 and PWREN(SC_PINCTL[0]) is bit 0 for SC_POW_Pin as high or low voltage selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = SC_POW_ Pin is 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = SC_POW _Pin is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SC_POW _Pin is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SC_POW_ Pin is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:Software must select PWRINV (SC_PINCTL[11]) before Smart Card is enabled by SCEN (SC_CTL[0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DATSTS   </td><td class="markdownTableBodyLeft">SC Data Input Pin Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_DAT    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SC_DAT pin is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SC_DAT pin is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit when writing a new value to SC_PINCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Synchronizing is completion, user can write new data to SC_PINCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11793">11793</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf38233aaa7c69463ab8e69a96e0f2c00" name="gaf38233aaa7c69463ab8e69a96e0f2c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf38233aaa7c69463ab8e69a96e0f2c00">&#9670;&nbsp;</a></span>PLLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PLLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] PLL Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md77"></a>
Offset: 0x24  PLL Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">PLLMLP   </td><td class="markdownTableBodyLeft">PLL Multiple    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000000: Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000001: X1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000010: X2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000011: X3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000100: X4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">...    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010000:X16    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">...    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100000: X32    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100100: X36    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0thers: Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PLL output frequency: PLL input frequency * PLLMLP.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PLL output frequency range: 16MHz ~ 36MHz    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">INDIV   </td><td class="markdownTableBodyLeft">PLL Input Source Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PLL input clock frequency = (PLL Clock Source frequency) / (INDIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PLL input clock frequency range: 0.8MHz ~ 2MHz    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:14]   </td><td class="markdownTableBodyCenter">STBTSEL   </td><td class="markdownTableBodyLeft">PLL Stable Time Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 100 cycle time of input clock source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 120 cycle time of input clock source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 180 cycle time of input clock source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 240 cycle time of input clock source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">PD   </td><td class="markdownTableBodyLeft">Power-down Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If set the PDEN bit 1 in CLK_PWRCTL register, the PLL will enter Power-down mode too    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PLL is in normal mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PLL is in power-down mode (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:17]   </td><td class="markdownTableBodyCenter">PLLSRC   </td><td class="markdownTableBodyLeft">PLL Source Clock Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PLL source clock from HXT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PLL source clock from HIRC0 or HIRC1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PLL source clock from MIRC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02635">2635</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadd72c2f40f9a86a1170a668d49e8d1de" name="gadd72c2f40f9a86a1170a668d49e8d1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd72c2f40f9a86a1170a668d49e8d1de">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d8] PWM0 Output Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md169"></a>
Offset: 0xD8  PWM0 Output Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">POENn   </td><td class="markdownTableBodyLeft">PWM0 Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 pin at tri-state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 pin in output mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08973">8973</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga738ef7c37c381cac7b9caa2e7b213cbd" name="ga738ef7c37c381cac7b9caa2e7b213cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738ef7c37c381cac7b9caa2e7b213cbd">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d4] PWM0 Pin Polar Inverse Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md168"></a>
Offset: 0xD4  PWM0 Pin Polar Inverse Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">PINVn   </td><td class="markdownTableBodyLeft">PWM0 PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of PWM0 output    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 output polar inverse Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08972">8972</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga58c4205ce6e8c27ddaca0493c99cdda5" name="ga58c4205ce6e8c27ddaca0493c99cdda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c4205ce6e8c27ddaca0493c99cdda5">&#9670;&nbsp;</a></span>PORCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PORCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] Power-On-Reset Controller Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md51"></a>
Offset: 0x60  Power-On-Reset Controller Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">POROFF   </td><td class="markdownTableBodyLeft">Power-on Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When powered on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can disable internal POR circuit to avoid unpredictable noise to cause chip reset by writing 0x5AA5 to this field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The POR function will be active again when this field is set to another value or chip is reset by other reset source, including:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">nRESET, Watchdog, BOD reset, ICE reset command and the software-chip reset function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01583">1583</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac45dc76548149714d9e51b8d65f18619" name="gac45dc76548149714d9e51b8d65f18619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac45dc76548149714d9e51b8d65f18619">&#9670;&nbsp;</a></span>PRECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::PRECNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Timer Pre-Scale Counter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md138"></a>
Offset: 0x04  Timer Pre-Scale Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">PSC   </td><td class="markdownTableBodyLeft">Prescale Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Timer input clock or event source is divided by (PSC+1) before it is fed to the timer up counter    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this field is 0 (PSC = 0), then there is no scaling.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the PSC value is changed, CNT (TIMERx_CNT) is reset to 0 and prescale counter is reloaded.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07747">7747</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2c7de9744cc34defccbc47c47c5e18b8" name="ga2c7de9744cc34defccbc47c47c5e18b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c7de9744cc34defccbc47c47c5e18b8">&#9670;&nbsp;</a></span>PUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] Pn Pull-Up Enable Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md110"></a>
Offset: 0x24  Pn Pull-Up Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PUEN0   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PUEN1   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PUEN2   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">PUEN3   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PUEN4   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PUEN5   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PUEN6   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">PUEN7   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PUEN8   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PUEN9   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PUEN10   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PUEN11   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PUEN12   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">PUEN13   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">PUEN14   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">PUEN15   </td><td class="markdownTableBodyLeft">Port A-f Pin[N] Pull-up Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n internal pull-up resistor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n internal pull-up resistor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=15 for port A/B/C/D/E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Max. n=7 for port F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l06148">6148</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga42f64008ee39f2d1101fbb689a97f3d2" name="ga42f64008ee39f2d1101fbb689a97f3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f64008ee39f2d1101fbb689a97f3d2">&#9670;&nbsp;</a></span>PWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::PWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] A/D Power Management Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md295"></a>
Offset: 0x64  A/D Power Management Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PWUPRDY   </td><td class="markdownTableBodyLeft">ADC Power-up Sequence Completed and Ready for Conversion    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC is not ready for conversion, it may be in power saving state or in the progress of power up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC is ready for conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PWDCALEN   </td><td class="markdownTableBodyLeft">Power Up Calibration Function Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Power up without calibration.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power up with calibration.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit works together with CALSEL (ADC_CALCTL[3]), see the following    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">{PWDCALEN,CALFBSEL} Description:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWDCALEN is 0 and CALFBSEL is 0: No need to calibrate.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWDCALEN is 0 and CALFBSEL is 1: No need to calibrate.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWDCALEN is 1 and CALFBSEL is 0: Load calibration word when power up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWDCALEN is 1 and CALFBSEL is 1: Calibrate when power up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">PWDMOD   </td><td class="markdownTableBodyLeft">ADC Power Saving Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit fields to select ADC power saving mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = ADC Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = ADC Standby mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Different power saving mode has different power down/up sequence    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">To avoid ADC powering up with wrong sequence, user must keep PWMOD (ADC_PWD[3:2]) consistent each time in power down and power up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: While the ADC is powered up from power saving mode (set to 00b/01b/11b) without calibration, the PWDCALEN(ADC_PWD[1]) is set to 0, and the calibration value will be reset.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13385">13385</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga043e27c91826440621f653efb2a0b4ca" name="ga043e27c91826440621f653efb2a0b4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga043e27c91826440621f653efb2a0b4ca">&#9670;&nbsp;</a></span>PWRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PWRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] System Power-down Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md68"></a>
Offset: 0x00  System Power-down Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTEN   </td><td class="markdownTableBodyLeft">HXT Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~32 MHz external high speed crystal (HXT) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~32 MHz external high speed crystal (HXT) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTEN   </td><td class="markdownTableBodyLeft">LXT Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32.768 kHz external low speed crystal (LXT) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32.768 kHz external low speed crystal (LXT) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">HIRC0EN   </td><td class="markdownTableBodyLeft">HIRC0 Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 12~16 MHz internal high speed RC oscillator (HIRC0) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 12~16 MHz internal high speed RC oscillator (HIRC0) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LIRCEN   </td><td class="markdownTableBodyLeft">LIRC Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 10 kHz internal low speed RC oscillator (LIRC) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 10 kHz internal low speed RC oscillator (LIRC) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PDWKDLY   </td><td class="markdownTableBodyLeft">Enable the Wake-up Delay Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the chip wakes up from Power-down mode, the clock control will delay 4096 clock cycles to wait system clock stable when chip works at 4~32 MHz external high speed crystal oscillator (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock cycles delay Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock cycles delay Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PDWKIEN   </td><td class="markdownTableBodyLeft">Power-Down Mode Wake-Up Interrupt Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Power-down mode wake-up interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-down mode wake-up interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The interrupt (EINT0~1, GPIO,, UART0~1, WDT, ACMP01, BOD, RTC, TMR0~3, I2C0~1 or SPI0 ~3 )will occur when PDWKIEN are high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PDEN   </td><td class="markdownTableBodyLeft">System Power-Down Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit is set to 1, Power-down mode is enabled and chip Power-down behavior will depend on the PDWTCPU bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(a) If the PDWTCPU is 0, then the chip enters Power-down mode immediately after the PDEN bit set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(b) if the PDWTCPU is 1, then the chip keeps active till the CPU sleep mode is also active and then the chip enters Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When chip wakes up from Power-down mode, this bit is auto cleared    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Users need to set this bit again for next Power-down.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Power-down mode, HXT and the HIRC will be disabled in this mode, but LXT and LIRC are not controlled by Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Power-down mode, the PLL and system clock are disabled, and ignored the clock source selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clocks of peripheral are not controlled by Power-down mode, if the peripheral clock source is from LXT or LIRC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip operating normally or chip in idle mode because of WFI command.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip enters Power-down mode instant or wait CPU sleep command WFI.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">HXTSLTYP   </td><td class="markdownTableBodyLeft">HXT Mode Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = High frequency crystal loop back path Disabled. It is used for external oscillator.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = High frequency crystal loop back path Enabled. It is used for external crystal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12:10]   </td><td class="markdownTableBodyCenter">HXTGAIN   </td><td class="markdownTableBodyLeft">HXT Gain Control Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Gain control is used to enlarge the gain of crystal to make sure crystal wok normally    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If gain control is enabled, crystal will consume more power than gain control off.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000= HXT frequency is lower than from 4 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = HXT frequency is from 4 MHz to 8 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = HXT frequency is from 8 MHz to 12 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011= HXT frequency is from 12 MHz to 16 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = HXT frequency is from 16 MHz to 24 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = HXT frequency is from 24 MHz to 32 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = HXT frequency is from 32 MHz to 36 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = HXT frequency is higher than 36 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">HIRC0FSEL   </td><td class="markdownTableBodyLeft">HIRC0 Output Frequency Select Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC0 will output 12MHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC0 will output 16MHz Clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">HIRC0FSTOP   </td><td class="markdownTableBodyLeft">HIRC0 Stop Output When Frequency Changes (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC0 will continue to output when HIRC frequency changes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC0 will suppress to output during first 16 clocks when HIRC frequency change.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">HIRC1EN   </td><td class="markdownTableBodyLeft">HIRC1 Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 36 MHz internal high speed RC oscillator (HIRC1) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 36 MHz internal high speed RC oscillator (HIRC1) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">MIRCEN   </td><td class="markdownTableBodyLeft">MIRC Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4 MHz internal medium speed RC oscillator (MIRC) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4 MHz internal medium speed RC oscillator (MIRC) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02626">2626</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gafe35889a69ad184c9f23baac4a12c437" name="gafe35889a69ad184c9f23baac4a12c437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe35889a69ad184c9f23baac4a12c437">&#9670;&nbsp;</a></span>RCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x020c] PWM0 Rising Capture Data Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md181"></a>
Offset: 0x20C  PWM0 Rising Capture Data Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08994">8994</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab2feccde3d97892891636b2edb7add6f" name="gab2feccde3d97892891636b2edb7add6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2feccde3d97892891636b2edb7add6f">&#9670;&nbsp;</a></span>RCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0214] PWM0 Rising Capture Data Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md183"></a>
Offset: 0x214  PWM0 Rising Capture Data Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08996">8996</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3a99233be49df8c19d560efc67d98cdb" name="ga3a99233be49df8c19d560efc67d98cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a99233be49df8c19d560efc67d98cdb">&#9670;&nbsp;</a></span>RCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x021c] PWM0 Rising Capture Data Register 2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md185"></a>
Offset: 0x21C  PWM0 Rising Capture Data Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08998">8998</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3d5d7861fd3fffb3882fc40a531a4d3e" name="ga3d5d7861fd3fffb3882fc40a531a4d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d5d7861fd3fffb3882fc40a531a4d3e">&#9670;&nbsp;</a></span>RCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0224] PWM0 Rising Capture Data Register 3 <br  />
</p>
<h2><a class="anchor" id="autotoc_md187"></a>
Offset: 0x224  PWM0 Rising Capture Data Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09000">9000</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga71f95572cb243c4a5c68bd52e620376e" name="ga71f95572cb243c4a5c68bd52e620376e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f95572cb243c4a5c68bd52e620376e">&#9670;&nbsp;</a></span>RCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x022c] PWM0 Rising Capture Data Register 4 <br  />
</p>
<h2><a class="anchor" id="autotoc_md189"></a>
Offset: 0x22C  PWM0 Rising Capture Data Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09002">9002</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga140a33cdb94409cbdbf47a4b63018efd" name="ga140a33cdb94409cbdbf47a4b63018efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga140a33cdb94409cbdbf47a4b63018efd">&#9670;&nbsp;</a></span>RCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0234] PWM0 Rising Capture Data Register 5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md191"></a>
Offset: 0x234  PWM0 Rising Capture Data Register 5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM0 Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM0 counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09004">9004</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga74b163f7063651f55407b0565f0a0294" name="ga74b163f7063651f55407b0565f0a0294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b163f7063651f55407b0565f0a0294">&#9670;&nbsp;</a></span>RCCFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::RCCFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] RC Clock Filter Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md40"></a>
Offset: 0x28  RC Clock Filter Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HIRC0FEN   </td><td class="markdownTableBodyLeft">HIRC0 Clock Filter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable HIRC0 clock filter function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC0 clock filter function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC0 clock filter function Enabled (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">HIRC1FEN   </td><td class="markdownTableBodyLeft">HIRC1 Clock Filter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable HIRC1 clock filter function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC1 clock filter function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC1 clock filter function Enabled (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MRCFEN   </td><td class="markdownTableBodyLeft">MRC Clock Filter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable MRC clock filter function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4MHz MRC clock filter function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4MHz MRC clock filter function Enabled (default).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01563">1563</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga197e4fed077b77ad85d90e67954bfb2c" name="ga197e4fed077b77ad85d90e67954bfb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197e4fed077b77ad85d90e67954bfb2c">&#9670;&nbsp;</a></span>REGLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::REGLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] Register Lock Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md66"></a>
Offset: 0x100  Register Lock Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">REGLCTL   </td><td class="markdownTableBodyLeft">Register Lock Control Code (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Some registers have write-protection function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing these registers have to disable the protected function by writing the sequence value 59h, 16h, 88h to this field    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this sequence is completed, the REGLCTL bit will be set to 1 and write-protection registers can be normal write.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Register Lock Control Disable Index (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Write-protection Enabled for writing protected registers    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Any write to the protected register is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Write-protection Disabled for writing protected registers.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01613">1613</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga70144f119904060309d95f04afe8c8d5" name="ga70144f119904060309d95f04afe8c8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70144f119904060309d95f04afe8c8d5">&#9670;&nbsp;</a></span>REQSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_GCR_T::REQSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] PDMA Request Source Select Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md134"></a>
Offset: 0x04  PDMA Request Source Select Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">REQSRC1   </td><td class="markdownTableBodyLeft">Channel 1 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral by setting CH1_SEL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00000 = Connect to SPI0_TX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00001 = Connect to SPI1_TX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00010 = Connect to UART0_TX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00011 = Connect to UART1_TX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00100 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00101 = Connect to SPI3_TX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00110 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00111 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01000 = Connect to SPI2_TX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01001 = Connect to TMR0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01010 = Connect to TMR1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01011 = Connect to TMR2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01100 = Connect to TMR3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10000 = Connect to SPI0_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10001 = Connect to SPI1_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10010 = Connect to UART0_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10011 = Connect to UART1_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10100 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10101 = Connect to SPI3_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10110 = Connect to ADC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10111 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11000 = Connect to SPI2_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11001 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11010 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11011 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11100 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Disable to connected any peripheral.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">REQSRC2   </td><td class="markdownTableBodyLeft">Channel 2 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC1 field    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28:24]   </td><td class="markdownTableBodyCenter">REQSRC3   </td><td class="markdownTableBodyLeft">Channel 3 Request Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC1 field    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07291">7291</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga270a3c8ffa7d7f9969a90edeb8a831e5" name="ga270a3c8ffa7d7f9969a90edeb8a831e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga270a3c8ffa7d7f9969a90edeb8a831e5">&#9670;&nbsp;</a></span>REQSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_GCR_T::REQSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] PDMA Request Source Select Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md135"></a>
Offset: 0x08  PDMA Request Source Select Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">REQSRC4   </td><td class="markdownTableBodyLeft">Channel 4 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC1 field    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07292">7292</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab697bbf6d7590b4e5080786b3e716c1c" name="gab697bbf6d7590b4e5080786b3e716c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab697bbf6d7590b4e5080786b3e716c1c">&#9670;&nbsp;</a></span>RLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::RLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Window Watchdog Timer Reload Counter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md208"></a>
Offset: 0x00  Window Watchdog Timer Reload Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">WWDT_RLD   </td><td class="markdownTableBodyLeft">Window Watchdog Timer Reload Counter Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing 0x00005AA5 to this register will reload the Window Watchdog Timer counter value to 0x3F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register can only be written when WWDT counter value between 0 and WINCMP, otherwise WWDT will generate RESET signal.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09762">9762</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga73e788e5913f7ec9d0032950ce7af206" name="ga73e788e5913f7ec9d0032950ce7af206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e788e5913f7ec9d0032950ce7af206">&#9670;&nbsp;</a></span>RPDBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::RPDBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0120] Reset Pin Debounce Clock Selection Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md67"></a>
Offset: 0x120  Reset Pin Debounce Clock Selection Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RSTPDBCLK   </td><td class="markdownTableBodyLeft">Reset Pin Debounce Clock Selection Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Before switch clock, both clock sources must be enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = MIRC is selected as reset pin debounce clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC0 is selected as reset pin debounce clock.(default)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01617">1617</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga378aa7441637420df17bde686e165770" name="ga378aa7441637420df17bde686e165770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378aa7441637420df17bde686e165770">&#9670;&nbsp;</a></span>RSTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::RSTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] System Reset Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md35"></a>
Offset: 0x04  System Reset Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PORF   </td><td class="markdownTableBodyLeft">POR Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The POR reset flag is set by the Reset Signal from the Power-on Reset (POR) Controller or bit CHIPRST (SYS_IPRST0[0]) to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from POR or CHIPRST.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-on Reset (POR) or CHIPRST had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PINRF   </td><td class="markdownTableBodyLeft">NRESET Pin Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The nRESET pin reset flag is set by the Reset Signal from the nRESET Pin to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from nRESET pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Pin nRESET had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">WDTRF   </td><td class="markdownTableBodyLeft">WDT Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The WDT reset flag is set by the Reset Signal from the Watchdog Timer to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from watchdog timer or window watchdog timer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The watchdog timer had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LVRF   </td><td class="markdownTableBodyLeft">LVR Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The LVR reset flag is set by the Reset Signal from the Low-Voltage Reset controller to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from LVR.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The LVR had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BODRF   </td><td class="markdownTableBodyLeft">BOD Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BOD reset flag is set by the Reset Signal from the Brown-Out Detector to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from BOD.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The BOD had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SYSRF   </td><td class="markdownTableBodyLeft">System Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The system reset flag is set by the Reset Signal from the Cortex-M0 Core to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from Cortex-M0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M0 had issued the reset signal to reset the system by writing 1 to the bit SYSRESETREQ(AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex-M0 core.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CPURF   </td><td class="markdownTableBodyLeft">CPU Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CPU reset flag is set by hardware if software writes CPURST (SYS_IPRST0[1]) 1 to reset Cortex-M0 Core and Flash Memory Controller (FMC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M0 Core and FMC are reset by software setting CPURST to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">LOCKRF   </td><td class="markdownTableBodyLeft">Lockup Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from Cortex-M0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M0 had issued the reset signal to reset the system by Cortex-M0 lockup event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01549">1549</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3c7a6d4158d3a8e69d4ce15f06bb87cf" name="ga3c7a6d4158d3a8e69d4ce15f06bb87cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c7a6d4158d3a8e69d4ce15f06bb87cf">&#9670;&nbsp;</a></span>RWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::RWEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] RTC Access Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md214"></a>
Offset: 0x04  RTC Access Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RWEN   </td><td class="markdownTableBodyLeft">RTC Register Access Enable Password (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing 0xA965 to this register will enable RTC access and keep 1024 RTC clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing other value will clear RWENF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RWENF   </td><td class="markdownTableBodyLeft">RTC Register Access Enable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC register read/write Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC register read/write Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be set after RTC_RWEN[15:0] register is load a 0xA965, and be cleared automatically after 1024 RTC clock .    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: RWENF will be mask to 0 during RTCBUSY = 1, and first turn on RTCCKEN (CLK_APBCLK[1]) also.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">RTCBUSY   </td><td class="markdownTableBodyLeft">RTC Write Busy Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0: RTC write access enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1: RTC write access disable , RTC under Busy Status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: BUSY By Exceed RTC IP Processing Write Counter Capacity ( 6 counts Per 1120 PCLK cycles) .   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10124">10124</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0f90ba390534a31dbf6d59579bc58e8d" name="ga0f90ba390534a31dbf6d59579bc58e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f90ba390534a31dbf6d59579bc58e8d">&#9670;&nbsp;</a></span>RX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::RX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] SPI Receive Data FIFO Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md282"></a>
Offset: 0x10  SPI Receive Data FIFO Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">RX   </td><td class="markdownTableBodyLeft">Receive Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The received data can be read on it    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the FIFO bit is set as 1, the user also checks the RXEMPTY, SPI_STATUS[0], to check if there is any more received data or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The SPI_RX1 is used only in TWOBIT bit (SPI_CTL[22]) is set 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The first channel's received data shall be read from SPI_RX0 and the second channel's received data shall be read from SPI_RX1 in two-bit mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SPI_RX0 shall be read first in TWOBIT mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In FIFO and two-bit mode, the first read back data in SPI_RX0 is the first channel data and the second read back data in SPI_RX0 is the second channel data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12826">12826</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga65a390675b7ba49bcf6c68083acc8742" name="ga65a390675b7ba49bcf6c68083acc8742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a390675b7ba49bcf6c68083acc8742">&#9670;&nbsp;</a></span>RX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::RX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] SPI Receive Data FIFO Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md283"></a>
Offset: 0x14  SPI Receive Data FIFO Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">RX   </td><td class="markdownTableBodyLeft">Receive Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The received data can be read on it    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the FIFO bit is set as 1, the user also checks the RXEMPTY, SPI_STATUS[0], to check if there is any more received data or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The SPI_RX1 is used only in TWOBIT bit (SPI_CTL[22]) is set 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The first channel's received data shall be read from SPI_RX0 and the second channel's received data shall be read from SPI_RX1 in two-bit mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SPI_RX0 shall be read first in TWOBIT mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In FIFO and two-bit mode, the first read back data in SPI_RX0 is the first channel data and the second read back data in SPI_RX0 is the second channel data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12827">12827</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad4c1bc739dc56f6b842cd80a44a70515" name="gad4c1bc739dc56f6b842cd80a44a70515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c1bc739dc56f6b842cd80a44a70515">&#9670;&nbsp;</a></span>RXTOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::RXTOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] SC Receive buffer Time-out Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md255"></a>
Offset: 0x10  SC Receive buffer Time-out Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">RFTM   </td><td class="markdownTableBodyLeft">SC Receiver FIFO Time-out    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The time-out counter resets and starts counting whenever the RX buffer received a new data word    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the counter decrease to 1 and no new data is received or CPU does not read data by reading SC_DAT buffer, a receiver time-out interrupt INT_RTMR will be generated(if RXTOIF(SC_INTEN[9]) = 1 ).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:The counter unit is ETU based and the interval of time-out is RFTM + 0.5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Filling in all 0 to this field indicates to disable this function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11788">11788</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga28f753c6da15f274282022fb1775d59e" name="ga28f753c6da15f274282022fb1775d59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f753c6da15f274282022fb1775d59e">&#9670;&nbsp;</a></span>SAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::SAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] PDMA channel n Source Address Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md114"></a>
Offset: 0x04  PDMA channel n Source Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SA   </td><td class="markdownTableBodyLeft">PDMA Transfer Source Address Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit source address of PDMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The source address must be word alignment.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07001">7001</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga9b1e8b064e599e355b5bddced055be53" name="ga9b1e8b064e599e355b5bddced055be53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b1e8b064e599e355b5bddced055be53">&#9670;&nbsp;</a></span>SEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::SEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0084] CRC Seed Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md131"></a>
Offset: 0x84  CRC Seed Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SEED   </td><td class="markdownTableBodyLeft">CRC Seed Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CRC seed value.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07187">7187</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga248fedf80f4f0cb4e21940ed3e486b26" name="ga248fedf80f4f0cb4e21940ed3e486b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga248fedf80f4f0cb4e21940ed3e486b26">&#9670;&nbsp;</a></span>SELFTEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SELFTEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0300] PWM0 Self-test Mode Enable <br  />
</p>
<h2><a class="anchor" id="autotoc_md195"></a>
Offset: 0x300  PWM0 Self-test Mode Enable</h2>
<p >|Bits |Field |Descriptions | :-&mdash;: | :-&mdash;: | :-&mdash; | </p>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09014">9014</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gab4f4c258b60fd72af4a6474e18b397bd" name="gab4f4c258b60fd72af4a6474e18b397bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4f4c258b60fd72af4a6474e18b397bd">&#9670;&nbsp;</a></span>SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::SPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] ~ [0x0050] RTC Spare Register 0 ~ 4 <br  />
</p>
<h2><a class="anchor" id="autotoc_md229"></a>
Offset: 0x40 ~ 0x50 RTC Spare Register 0 ~ 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SPARE   </td><td class="markdownTableBodyLeft">Spare Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to store back-up information defined by user.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by hardware automatically once a snooper pin event is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Before storing back-up information in to RTC_SPRx register, user should write 0xA965 to RTC_RWEN[15:0] to make sure register read/write enable bit REWNF (RTC_RWEN[16]) is enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10139">10139</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaad89d6e1ec7ba24ebe377b42acb88bda" name="gaad89d6e1ec7ba24ebe377b42acb88bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad89d6e1ec7ba24ebe377b42acb88bda">&#9670;&nbsp;</a></span>SPRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::SPRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] RTC Spare Functional Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md228"></a>
Offset: 0x3C  RTC Spare Functional Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SNPDEN   </td><td class="markdownTableBodyLeft">Snoop Detection Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TAMPER pin detection is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TAMPER pin detection is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SNPTYPE0   </td><td class="markdownTableBodyLeft">Snoop Detection Level    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls TAMPER detect event is rising edge or falling edge.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising edge detection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling edge detection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SPRRWEN   </td><td class="markdownTableBodyLeft">Spare Register Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Spare register is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Spare register is Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When spare register is disabled, RTC_SPR0 ~ RTC_SPR4 cannot be accessed    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Did not change the content of the spare register, but read data all 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SPRCSTS   </td><td class="markdownTableBodyLeft">SPR Clear Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates if the RTC_SPR0 ~RTC_SPR4 content is cleared when specify snoop event is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Spare register content is not cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Spare register content is cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writes 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10138">10138</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga8ced326eafea489fe145d80d96ac0cab" name="ga8ced326eafea489fe145d80d96ac0cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ced326eafea489fe145d80d96ac0cab">&#9670;&nbsp;</a></span>SSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] SPI Slave Select Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md281"></a>
Offset: 0x0C  SPI Slave Select Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">SS   </td><td class="markdownTableBodyLeft">Slave Selection Control (Master Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOSS bit (SPI_SSCTL[3]) is cleared, writing 1 to SS[0] (SPI_CTL[0]) bit sets the SPI_SS0 line to an active state and writing 0 sets the line back to inactive state (the same as SPI_CTL[1] for SPI_SS1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOSS = 0,.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Both SPI_SS1 and SPI_SS0 are inactive.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = SPI_SS1 is inactive, SPI_SS0 is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SPI_SS1 is active, SPI_SS0 is inactive.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both SPI_SS1 and SPI_SS0 are active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOSS bit is set, writing 1 to any bit location of this field will select appropriate SPI_SS0/SPI_SS1 line to be automatically driven to active state for the duration of the transaction, and will be driven to inactive state for the rest of the time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(The active level of SPI_SS1/SPI_SS0 is specified in SSACTPOL).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOSS =1,.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Both SPI_SS1 and SPI_SS0 are inactive.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = SPI_SS1 is inactive, SPI_SS0 is active on the duration of transaction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SPI_SS1 is active on the duration of transaction, SPI_SS0 is inactive.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both SPI_SS1 and SPI_SS0 are active on the duration of transaction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1. This interface can only drive one device/slave at a given time. Therefore, the slaves select of the selected device must be set to its active level before starting any read or write transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2. SPI_SS0 is also defined as device/slave select input in Slave mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">And that the slave select input must be driven by edge active trigger which level depend on the SSACTPOL setting, otherwise the SPI slave core will go into dead path until the edge active triggers again or reset the SPI core by software    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SSACTPOL   </td><td class="markdownTableBodyLeft">Slave Selection Active Polarity    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It defines the active polarity of slave selection signal (SPI_SS[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SPI_SS slave select signal is active Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SPI_SS slave select signal is active High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">AUTOSS   </td><td class="markdownTableBodyLeft">Automatic Slave Selection Function Enable Bit (Master Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = If this bit is set as 0, slave select signals are asserted and de-asserted by setting and clearing related bits in SS[1:0] (SPI_CTL[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = If this bit is set as 1, SPI_SS0 and SPI_SS1 signals are generated automatically    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It means that device/slave select signal, which is set in SS[1:0] (SPI_CTL[1:0]) is asserted by the SPI controller when transmit/receive is started, and is de-asserted after each transaction is done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SSLTRIG   </td><td class="markdownTableBodyLeft">Slave Select Level Trigger Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The input slave select signal is edge-trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The slave select signal will be level-trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It depends on SSACTPOL to decide the signal is active low or active high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SLV3WIRE   </td><td class="markdownTableBodyLeft">Slave 3-wire Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to ignore the slave select signal in Slave mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The SPI controller can work with 3-wire interface including SPI_CLK, SPI_MISO, and SPI_MOSI when it is set as a slave device.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The controller is 4-wire bi-direction interface.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The controller is 3-wire bi-direction interface in Slave mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit is set as 1, the controller start to transmit/receive data after the GOBUSY bit active and the SPI clock input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: Refer to No Slave Select Mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2: In no slave select signal mode, hardware will set the SSLTRIG (SPI_SSCTL[4]) as 1 automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">SLVTOIEN   </td><td class="markdownTableBodyLeft">Slave Time-out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the slave time-out function in slave mode and there will be an interrupt if slave time-out event occur    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave time-out function and interrupt both Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave time-out function and interrupt both Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SLVABORT   </td><td class="markdownTableBodyLeft">Abort in Slave Mode with No Slave Selected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No force the slave abort.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Force the current transfer done in no slave select mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to No Slave Select Mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is auto cleared to 0 by hardware when the abort event is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SSTAIEN   </td><td class="markdownTableBodyLeft">Slave Start Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer start interrupt Disabled in no slave select mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transaction start interrupt Enabled in no slave select mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is cleared when the current transfer done or the SLVSTAIF bit cleared (write 1 clear).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to No Slave Select Mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">SSINAIEN   </td><td class="markdownTableBodyLeft">Slave Select Inactive Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is used to enable the interrupt when the transfer has done in slave mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No any interrupt, even there is slave select inactive event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = There is interrupt event when the slave select becomes inactive from active condition    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is used to inform the user to know that the transaction has finished and the slave select into the inactive state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:20]   </td><td class="markdownTableBodyCenter">SLVTOCNT   </td><td class="markdownTableBodyLeft">Slave Mode Time-out Period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, these bits indicate the time-out period when there is bus clock input during slave select active    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock source of the time-out counter is Slave peripheral clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the value is 0, it indicates the slave mode time-out function is disabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12825">12825</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga71522f2190f0f02496f2f898a1d47fd7" name="ga71522f2190f0f02496f2f898a1d47fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71522f2190f0f02496f2f898a1d47fd7">&#9670;&nbsp;</a></span>STATUS <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Clock status monitor Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md71"></a>
Offset: 0x0C  Clock status monitor Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTSTB   </td><td class="markdownTableBodyLeft">HXT Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4~36 MHz external high speed crystal oscillator (HXT) clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4~36 MHz external high speed crystal oscillator (HXT) clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTSTB   </td><td class="markdownTableBodyLeft">LXT Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32.768 kHz external low speed crystal oscillator (LXT) clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32.768 kHz external low speed crystal oscillator (LXT) clock is stabled and enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PLLSTB   </td><td class="markdownTableBodyLeft">Internal PLL Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal PLL clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal PLL clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LIRCSTB   </td><td class="markdownTableBodyLeft">LIRC Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 10 kHz internal low speed RC oscillator (LIRC) clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 10 kHz internal low speed RC oscillator (LIRC) clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">HIRC0STB   </td><td class="markdownTableBodyLeft">HIRC0 Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 12~16 MHz internal high speed RC oscillator (HIRC0) clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 12~16 MHz internal high speed RC oscillator (HIRC0) clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">HIRC1STB   </td><td class="markdownTableBodyLeft">HIRC Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 36 MHz internal high speed RC oscillator (HIRC1) clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 36 MHz internal high speed RC oscillator (HIRC1) clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">MIRCSTB   </td><td class="markdownTableBodyLeft">MIRC Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4 MHz internal medium speed RC oscillator (MIRC) clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 4 MHz internal medium speed RC oscillator (MIRC) clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CLKSFAIL   </td><td class="markdownTableBodyLeft">Clock Switching Fail Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is updated when software switches system clock source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If switch target clock is stable, this bit will be set to 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If switch target clock is not stable, this bit will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock switching success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock switching failure.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02629">2629</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae24a4984d3dce9abc590b7cad5900e48" name="gae24a4984d3dce9abc590b7cad5900e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24a4984d3dce9abc590b7cad5900e48">&#9670;&nbsp;</a></span>STATUS <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0120] PWM0 Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md177"></a>
Offset: 0x120  PWM0 Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTMAX0   </td><td class="markdownTableBodyLeft">Time-base Counter 0 Equal to 0xFFFF Latched Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CNTMAX2   </td><td class="markdownTableBodyLeft">Time-base Counter 2 Equal to 0xFFFF Latched Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CNTMAX4   </td><td class="markdownTableBodyLeft">Time-base Counter 4 Equal to 0xFFFF Latched Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">ADCTRGn   </td><td class="markdownTableBodyLeft">ADC Start of Conversion Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no ADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an ADC start of conversion trigger event has occurred, software can write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08987">8987</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac8c9c5b2de04e1f289ee6f3d0e0cb2bf" name="gac8c9c5b2de04e1f289ee6f3d0e0cb2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c9c5b2de04e1f289ee6f3d0e0cb2bf">&#9670;&nbsp;</a></span>STATUS <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Watchdog Timer Interrupt Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md207"></a>
Offset: 0x08  Watchdog Timer Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WDT_IS   </td><td class="markdownTableBodyLeft">Watchdog Timer Time-out Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the Watchdog timer time-out interrupt is enabled, then the hardware will set this bit to indicate that the Watchdog timer time-out interrupt has occurred    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the Watchdog timer time-out interrupt is not enabled, then this bit indicates that a time-out period has elapsed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer time-out interrupt did not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog timer time-out interrupt occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WDT_RST_IS   </td><td class="markdownTableBodyLeft">Watchdog Timer Reset Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the Watchdog timer initiates a reset, the hardware will set this bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag can be read by software to determine the source of reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software is responsible to clear it manually by writing 1 to it    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If WTRE is disabled, then the Watchdog timer has no effect on this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer reset did not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog timer reset occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">WDT_WAKE_IS   </td><td class="markdownTableBodyLeft">Watchdog Timer Wake-up Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If Watchdog timer causes system to wake up from Power-down mode, this bit will be set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It must be cleared by software with a write 1 to this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog timer does not cause system wake-up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake system up from Power-down mode by Watchdog time-out.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When system in Power-down mode and watchdog time-out, hardware will set WDT_WAKE_IS and WDT_IS.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: After one engine clock, this bit can be cleared by writing 1 to it   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09651">9651</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga984ebe7db34039accdc64260906e306b" name="ga984ebe7db34039accdc64260906e306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984ebe7db34039accdc64260906e306b">&#9670;&nbsp;</a></span>STATUS <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Window Watchdog Timer Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md211"></a>
Offset: 0x0C  Window Watchdog Timer Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WWDTIF   </td><td class="markdownTableBodyLeft">WWDT Compare Match Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When WWCMP matches the WWDT counter, this bit is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WWDTRF   </td><td class="markdownTableBodyLeft">WWDT Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the WWDT counter down counts to 0 or writes WWDTRLD during WWDT counter larger than WINCMP, chip will be reset and this bit is set to 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can be cleared by writing '1' to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l09765">9765</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga763cbd039f818865fc97569ebfb553e3" name="ga763cbd039f818865fc97569ebfb553e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga763cbd039f818865fc97569ebfb553e3">&#9670;&nbsp;</a></span>STATUS <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] SC Transfer Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md259"></a>
Offset: 0x20  SC Transfer Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXOV   </td><td class="markdownTableBodyLeft">RX Overflow Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX buffer overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the number of received bytes is greater than Rx Buffer size (4 bytes), this bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receiver Buffer Empty Status Flag(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates RX buffer empty or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the last byte of Rx buffer has been read by CPU, hardware sets this bit high    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when SC receives any new data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receiver Buffer Full Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates RX buffer full or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX pointer is equal to 4, otherwise it is cleared by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PEF   </td><td class="markdownTableBodyLeft">Receiver Parity Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid parity bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU sets receiver retries function by setting RXRTYEN(SC_CTL[19]) , hardware will not set this flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FEF   </td><td class="markdownTableBodyLeft">Receiver Frame Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid stop bit (that is, the stop bit following the last data bit or parity bit is detected as logic 0).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU sets receiver retries function by setting RXRTYEN(SC_CTL[19]) , hardware will not set this flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BEF   </td><td class="markdownTableBodyLeft">Receiver Break Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received data input (RX) held in the spacing state (logic 0) is longer than a full word transmission time (that is, the total time of start bit + data bits + parity + stop bits).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU sets receiver retries function by setting RXRTYEN(SC_CTL[19]) , hardware will not set this flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">TXOV   </td><td class="markdownTableBodyLeft">TX Overflow Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TX buffer is full, an additional write to DAT(SC_DAT[7:0]) will cause this bit be set to 1 by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX buffer empty or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the last byte of TX buffer has been transferred to Transmitter Shift Register, hardware sets this bit high    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when writing data into DAT(SC_DAT[7:0]) (TX buffer not empty).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmit Buffer Full Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX buffer full or not.This bit is set when TX pointer is equal to 4, otherwise is cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">RXPOINT   </td><td class="markdownTableBodyLeft">Receiver Buffer Pointer Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the RX buffer pointer status flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SC receives one byte from external device, RXPOINT(SC_STATUS[17:16]) increases one    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of RX buffer is read by CPU, RXPOINT(SC_STATUS[17:16]) decreases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">RXRERR   </td><td class="markdownTableBodyLeft">Receiver Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX has any error and retries transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2 This bit is a flag and cannot generate any interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If CPU enables receiver retry function by setting RXRTYEN (SC_CTL[19]) , the PEF(SC_STATUS[4]) flag will be ignored (hardware will not set PEF(SC_STATUS[4])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">RXOVERR   </td><td class="markdownTableBodyLeft">Receiver over Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX transfer error retry over retry number limit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU enables receiver retries function by setting RXRTYEN (SC_CTL[19]), the PEF(SC_STATUS[4]) flag will be ignored (hardware will not set PEF(SC_STATUS[4])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">RXACT   </td><td class="markdownTableBodyLeft">Receiver in Active Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX transfer is in active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared automatically when RX transfer is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">TXPOINT   </td><td class="markdownTableBodyLeft">Transmit Buffer Pointer Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the TX buffer pointer status flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CPU writes data into SC_DAT, TXPOINT increases one    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of TX Buffer is transferred to transmitter shift register, TXPOINT decreases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">TXRERR   </td><td class="markdownTableBodyLeft">Transmitter Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when transmitter re-transmits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2 This bit is a flag and cannot generate any interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">TXOVERR   </td><td class="markdownTableBodyLeft">Transmitter over Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when transmitter re-transmits over retry number limitation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">TXACT   </td><td class="markdownTableBodyLeft">Transmit in Active Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = This bit is cleared automatically when TX transfer is finished or the last byte transmission has completed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = This bit is set by hardware when TX transfer is in active and the STOP bit of the last byte has been transmitted.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11792">11792</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gae1c159bc8636a3bc938bdbe4f2aed3d6" name="gae1c159bc8636a3bc938bdbe4f2aed3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c159bc8636a3bc938bdbe4f2aed3d6">&#9670;&nbsp;</a></span>STATUS <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] I2C Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md268"></a>
Offset: 0x08  I2C Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">STATUS   </td><td class="markdownTableBodyLeft">I2C Status Bits (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The three least significant bits are always 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The five most significant bits contain the status code    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are 28 possible status codes    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the content of I2C_STATUS is F8H, no serial interrupt is requested    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Other I2C_STATUS values correspond to defined I2C states    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When each of these states is entered, a status interrupt is requested (INTSTS = 1)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A valid status code is present in I2C_STATUS one cycle after INTSTS is set by hardware and is still present one cycle after INTSTS has been reset by software    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In addition, states 00H stands for a Bus Error    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12316">12316</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga463a7dc0398240e38e1c356316e79a4d" name="ga463a7dc0398240e38e1c356316e79a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga463a7dc0398240e38e1c356316e79a4d">&#9670;&nbsp;</a></span>STATUS <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] SPI Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md279"></a>
Offset: 0x04  SPI Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Empty Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Received data FIFO is not empty in the FIFO mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Received data FIFO is empty in the FIFO mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Full Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Received data FIFO is not full in FIFO mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Received data FIFO is full in the FIFO mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Empty Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmitted data FIFO is not empty in the FIFO mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =Transmitted data FIFO is empty in the FIFO mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Full Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmitted data FIFO is not full in the FIFO mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmitted data FIFO is full in the FIFO mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">LTRIGF   </td><td class="markdownTableBodyLeft">Level Trigger Accomplish Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, this bit indicates whether the received bit number meets the requirement or not after the current transaction done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The transferred bit length of one transaction does not meet the specified requirement.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The transferred bit length meets the specified requirement which defined in DWIDTH.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is READ only    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As the software sets the GOBUSY bit to 1, the LTRIGF will be cleared to 0 after 4 SPI peripheral clock periods plus 1 system clock period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In FIFO mode, this bit is unmeaning.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">SLVSTAIF   </td><td class="markdownTableBodyLeft">Slave Start Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is used to dedicate that the transfer has started in Slave mode with no slave select.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave started transfer no active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer has started in Slave mode with no slave select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by transfer done or writing '1'.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">UNITIF   </td><td class="markdownTableBodyLeft">Unit Transfer Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No transaction has been finished since this bit was cleared to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI controller has finished one unit transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer is not finished yet.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer is done. The interrupt is requested when the UNITIEN (SPI_CTL[17]) bit is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2: This bit can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RXTHIF   </td><td class="markdownTableBodyLeft">RX FIFO Threshold Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX valid data counts small or equal than RXTH (SPI_FIFOCTL[27:24]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX valid data counts bigger than RXTH.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If RXTHIEN(SPI_FIFOCTL[2]) = 1 and RXTHIF = 1, SPI will generate interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RXOVIF   </td><td class="markdownTableBodyLeft">Receive FIFO over Run Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No FIFO over run.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO over run.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: If SPI receives data when RX FIFO is full, this bit will set to 1, and the received data will be dropped.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">TXTHIF   </td><td class="markdownTableBodyLeft">Transmit FIFO Threshold Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX valid data counts bigger than TXTH (SPI_FIFOCTL[31:28]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX valid data counts small or equal than TXTH.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Receive Time-out Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = There is not timeout event on the received buffer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time out event active in RX FIFO is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to Time Out section.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SLVTOIF   </td><td class="markdownTableBodyLeft">Slave Time-out Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SLVTOIEN (SPI_SSCTL[6]) is set to 1, this bit will be asserted when slave time-out event occur    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can clear this bit by setting RXFBCLR (SPI_FIFOCTL[0]) or writing 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave time-out does not occur yet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave time-out has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SLVTXSKE   </td><td class="markdownTableBodyLeft">Slave Mode Transmit Skew Buffer Empty Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the empty status of transmit skew buffer which is used in Slave mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">RXCNT   </td><td class="markdownTableBodyLeft">Receive FIFO Data Counts (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit field indicates the valid data count of receive FIFO buffer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">TXCNT   </td><td class="markdownTableBodyLeft">Transmit FIFO Data Counts (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit field indicates the valid data count of transmit FIFO buffer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">WKSSIF   </td><td class="markdownTableBodyLeft">Wake-up by Slave Select Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When chip is woken up from Power-down mode by the toggle event on SPI_SS port, this bit is set to 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">WKCLKIF   </td><td class="markdownTableBodyLeft">Wake-up by SPI Clock Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When chip is woken up from Power-down mode by the toggle event on SPI_CLK port, this bit is set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can be cleared by writing '1' to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12823">12823</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad4840f295fb90ed79554ad5ea211aa0d" name="gad4840f295fb90ed79554ad5ea211aa0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4840f295fb90ed79554ad5ea211aa0d">&#9670;&nbsp;</a></span>STATUS <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADC_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] A/D Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md293"></a>
Offset: 0x58  A/D Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADIF   </td><td class="markdownTableBodyLeft">A/D Conversion End Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A status flag that indicates the end of A/D conversion, ADIF (ADC_STATUS[0]) is set to 1 at these two conditions:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D conversion ends in single mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D conversion ends on all specified channels in scan mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit can be cleared to 0 by software writing 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCMPF0   </td><td class="markdownTableBodyLeft">A/D Compare Flag 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the selected channel A/D conversion result meets the setting condition in ADC_CMP0, this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in ADC_DATx does not meet the CMPDAT (ADC_CMP0[27:16]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in ADC_DATx meets the CMPDAT (ADC_CMP0[27:16]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This flag can be cleared by software writing 1 to it, when this flag is set, the matching counter will be reset to 0,and continue to count when user writes 1 to clear ADCMPF0 (ADC_STATUS[1]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ADCMPF1   </td><td class="markdownTableBodyLeft">A/D Compare Flag 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the selected channel A/D conversion result meets the setting condition in ADC_CMP1, this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in ADC_DATx does not meet the CMPDAT (ADC_CMP1[27:16]) setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in ADC_DATx meets the CMPDAT (ADC_CMP1[27:16]) setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This flag can be cleared by software writing 1 to it, when this flag is set, the matching counter will be reset to 0,and continue to count when user writes 1 to clear ADCMPF1 (ADC_STATUS[2]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BUSY   </td><td class="markdownTableBodyLeft">BUSY/IDLE (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = A/D converter is in idle state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = A/D converter is busy at conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is mirror of SWTRG (ADC_CTL [11]) bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:4]   </td><td class="markdownTableBodyCenter">CHANNEL   </td><td class="markdownTableBodyLeft">Current Conversion Channel (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed reflects the current conversion channel when BUSY (ADC_STATUS[3]) = 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When BUSY (ADC_STATUS[3]) = 0, it shows the number of the next converted channel.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">INITRDY   </td><td class="markdownTableBodyLeft">ADC Initial Ready by Power-up Sequence Completed    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC not powered up after system reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC has been powered up since the last system reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be set after system reset occurred and automatically cleared by power-up event.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13380">13380</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gadfc12fc4aff8324deaad7c016fde0d1c" name="gadfc12fc4aff8324deaad7c016fde0d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc12fc4aff8324deaad7c016fde0d1c">&#9670;&nbsp;</a></span>STATUS <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ACMP_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Analog Comparator Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md301"></a>
Offset: 0x04  Analog Comparator Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ACMPIF   </td><td class="markdownTableBodyLeft">Comparator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware whenever the comparator 0 output changes state    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This will generate an interrupt if ACMPIE (ACMP_CTL0[1]) is set to 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ACMPO   </td><td class="markdownTableBodyLeft">Comparator Output    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Synchronized to the PCLK to allow reading by software    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Cleared when the comparator 0 is disabled, i.e    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ACMPEN (ACMP_CTL0[0]) is cleared to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13666">13666</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7d6bc3b93a55d07061f046693ba079c3" name="ga7d6bc3b93a55d07061f046693ba079c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6bc3b93a55d07061f046693ba079c3">&#9670;&nbsp;</a></span>STATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::STATUS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] I2C Status Register 2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md277"></a>
Offset: 0x44  I2C Status Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WKIF   </td><td class="markdownTableBodyLeft">Wake-up Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up flag is inactive.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up flag is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">OVIF   </td><td class="markdownTableBodyLeft">I2C Overrun Status Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The received buffer is not overrun when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The received buffer is overrun when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">URIF   </td><td class="markdownTableBodyLeft">I2C Under run Status Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The transmitted buffer is not Under run when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The transmitted buffer is Under run when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">WRSTSWK   </td><td class="markdownTableBodyLeft">I2C Read/Write Status Bit in Address Wake-up Frame    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Write command is recorded on the address match wake-up frame.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Read command is recorded on the address match wake-up frame.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">FULL   </td><td class="markdownTableBodyLeft">I2C Two Level Buffer Full    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX buffer no full when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX buffer full when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">EMPTY   </td><td class="markdownTableBodyLeft">I2C Two Level Buffer Empty    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX buffer is not empty when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX buffer is empty when the TWOLVBUF = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BUSFREE   </td><td class="markdownTableBodyLeft">Bus Free Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bus status in the controller.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C's 'Start' condition is detected on the bus.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus is free and released by 'STOP' condition or the controller is disabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12331">12331</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga819451e5352edaf9bc71ef417fc0ece9" name="ga819451e5352edaf9bc71ef417fc0ece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga819451e5352edaf9bc71ef417fc0ece9">&#9670;&nbsp;</a></span>SWBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00dc] PWM0 Software Brake Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md170"></a>
Offset: 0xDC  PWM0 Software Brake Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">BRKETRGn   </td><td class="markdownTableBodyLeft">PWM0 Edge Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 pair n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger Edge brake, and set BRKEIFn to 1 in PWM0_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">BRKLTRGn   </td><td class="markdownTableBodyLeft">PWM0 Level Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 pair n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in PWM0_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08974">8974</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaae4e39c8725333bf17cbece744b465c6" name="gaae4e39c8725333bf17cbece744b465c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae4e39c8725333bf17cbece744b465c6">&#9670;&nbsp;</a></span>TALM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TALM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] RTC Time Alarm Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md220"></a>
Offset: 0x1C  RTC Time Alarm Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">SEC   </td><td class="markdownTableBodyLeft">1-Sec Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">TENSEC   </td><td class="markdownTableBodyLeft">10-Sec Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MIN   </td><td class="markdownTableBodyLeft">1-Min Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TENMIN   </td><td class="markdownTableBodyLeft">10-Min Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">HR   </td><td class="markdownTableBodyLeft">1-Hour Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">TENHR   </td><td class="markdownTableBodyLeft">10-hour Time Digit of Alarm Setting (0~2)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC runs as 12-hour time scale mode, RTC_TIME[21] (the high bit of TENHR[1:0]) means AM/PM indication    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(If RTC_TIME[21] is 1, it indicates PM time message.)the high bit of TENHR (RTC_TIME[21]) means AM/PM indication.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10130">10130</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2fc6443280049adc1f9247700ead5d0a" name="ga2fc6443280049adc1f9247700ead5d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc6443280049adc1f9247700ead5d0a">&#9670;&nbsp;</a></span>TAMPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x010c] TAMPER Pin Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md233"></a>
Offset: 0x10C  TAMPER Pin Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">IO Operation Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) is input only mode, without pull-up resistor.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) is output push pull mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) is open drain mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) is input only mode with internal pull up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT   </td><td class="markdownTableBodyLeft">IO Output Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) output low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) output high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTLSEL   </td><td class="markdownTableBodyLeft">IO Pin State Backup Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When tamper function is disabled, TAMPER pin can be used as GPIO function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can program CTLSEL bit to decide (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) I/O function is controlled by system power domain GPIO module or VBAT power domain RTC_TAMPCTL control register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) I/O function is controlled by GPIO module    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It becomes floating state when system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =TAMPER (LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8) I/O function is controlled by VBAT power domain    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LQFP64:PB.13/LQFP48:PA.9/QFN32:PB.8 function and I/O status are controlled by OPMODE[1:0] and DOUT after CTLSEL it set to 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I/O pin state keeps previous state after system power is turned off.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:CTLSEL (this bit) will automatically be set by hardware to 1 when system power is off and RTC Active Status = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10146">10146</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga753fc35db3871717bb3c97536b2294ca" name="ga753fc35db3871717bb3c97536b2294ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753fc35db3871717bb3c97536b2294ca">&#9670;&nbsp;</a></span>TAMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] RTC Time Alarm Mask Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md226"></a>
Offset: 0x34  RTC Time Alarm Mask Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MSEC   </td><td class="markdownTableBodyLeft">Mask 1-Sec Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">MTENSEC   </td><td class="markdownTableBodyLeft">Mask 10-Sec Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MMIN   </td><td class="markdownTableBodyLeft">Mask 1-Min Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MTENMIN   </td><td class="markdownTableBodyLeft">Mask 10-Min Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">MHR   </td><td class="markdownTableBodyLeft">Mask 1-Hour Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">MTENHR   </td><td class="markdownTableBodyLeft">Mask 10-Hour Time Digit of Alarm Setting (0~2)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10136">10136</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gada3e3ddeb8141931780427b8358dc109" name="gada3e3ddeb8141931780427b8358dc109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada3e3ddeb8141931780427b8358dc109">&#9670;&nbsp;</a></span>TEMPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::TEMPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] Temperature Sensor Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md39"></a>
Offset: 0x20  Temperature Sensor Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">VTEMPEN   </td><td class="markdownTableBodyLeft">Temperature Sensor Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable temperature sensor function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Temperature sensor function Disabled (default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Temperature sensor function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01559">1559</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gad4bfcd5030302d72cdd282c1ab945362" name="gad4bfcd5030302d72cdd282c1ab945362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4bfcd5030302d72cdd282c1ab945362">&#9670;&nbsp;</a></span>TICK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TICK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] RTC Time Tick Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md225"></a>
Offset: 0x30  RTC Time Tick Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">TICK   </td><td class="markdownTableBodyLeft">Time Tick Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to select RTC time tick period for Periodic Time Tick Interrupt request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Time tick is 1 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Time tick is 1/2 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Time tick is 1/4 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Time tick is 1/8 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Time tick is 1/16 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Time tick is 1/32 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Time tick is 1/64 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Time tick is 1/128 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register can be read back after the RTC register access enable bit RWENF (RTC_RWEN[16]) is active.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10135">10135</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac0ffd2cef1a3f0c22249631a99342b90" name="gac0ffd2cef1a3f0c22249631a99342b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0ffd2cef1a3f0c22249631a99342b90">&#9670;&nbsp;</a></span>TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] RTC Time Loading Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md216"></a>
Offset: 0x0C  RTC Time Loading Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">SEC   </td><td class="markdownTableBodyLeft">1-Sec Time Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">TENSEC   </td><td class="markdownTableBodyLeft">10-Sec Time Digit (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MIN   </td><td class="markdownTableBodyLeft">1-Min Time Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TENMIN   </td><td class="markdownTableBodyLeft">10-Min Time Digit (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">HR   </td><td class="markdownTableBodyLeft">1-Hour Time Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">TENHR   </td><td class="markdownTableBodyLeft">10-hour Time Digit (0~2)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC runs as 12-hour time scale mode, RTC_TIME[21] (the high bit of TENHR[1:0]) means AM/PM indication    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(If RTC_TIME[21] is 1, it indicates PM time message.) the high bit of TENHR (RTC_TIME[21]) means AM/PM indication.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10126">10126</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d" name="ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d">&#9670;&nbsp;</a></span>TMRCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] SC Internal Timer 0 Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md261"></a>
Offset: 0x28  SC Internal Timer 0 Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer 0 Counter Value (ETU Based)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer 0 Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 24-bit timer operation selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer toTable 6.15-3 Timer Operation Mode for programming Timer0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit when writing a new value to the SC_TMRCTL0 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Synchronizing is completion, user can write new data to SC_TMRCTL0 register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11794">11794</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga93ec89f4fa30ee9e8c6480abf814d849" name="ga93ec89f4fa30ee9e8c6480abf814d849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ec89f4fa30ee9e8c6480abf814d849">&#9670;&nbsp;</a></span>TMRCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] SC Internal Timer 1 Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md262"></a>
Offset: 0x2C  SC Internal Timer 1 Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer 1 Counter Value (ETU Based)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer 1 Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 8-bit timer operation selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer toTable 6.15-3 Timer Operation Mode for programming Timer1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit when writing a new value to the SC_TMRCTL1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Synchronizing is completion, user can write new data to SC_TMRCTL1 register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11795">11795</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga12c05c3ae1f45e417764abe3ab1d769c" name="ga12c05c3ae1f45e417764abe3ab1d769c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c05c3ae1f45e417764abe3ab1d769c">&#9670;&nbsp;</a></span>TMRCTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRCTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] SC Internal Timer 2 Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md263"></a>
Offset: 0x30  SC Internal Timer 2 Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer 2 Counter Value (ETU Based)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer 2 Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 8-bit timer operation selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to Table 6.15-3 Timer Operation Mode for programming Timer2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit when writing a new value to SC_TMRCTL2 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Synchronizing is completion, user can write new data to SC_TMRCTL2 register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11796">11796</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga96b7df02087177a0a77d3d999fb1477f" name="ga96b7df02087177a0a77d3d999fb1477f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b7df02087177a0a77d3d999fb1477f">&#9670;&nbsp;</a></span>TOCn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::TOCn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] PDMA channel n Time-out Counter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md122"></a>
Offset: 0x28  PDMA channel n Time-out Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">TOC   </td><td class="markdownTableBodyLeft">PDMA Time-out Period Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PDMA channel contains an internal counter    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This internal counter will reload and start counting when completing each peripheral request service    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The internal counter loads the value of TOC (PDAM_TOCn[15:0], n=1~4) and starts counting down when setting TOUTEN (PDMA_CTLn[12], n=1~4)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PDMA will request interrupt when this internal counter reaches 0 and TOUTIEN (PDMA_INTENn[6], n=1~4) is 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">TPSC   </td><td class="markdownTableBodyLeft">PDMA Time-out Counter Clock Source Prescaler    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PDMA time-out clock source is HCLK/28.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = PDMA time-out clock source is HCLK/29.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = PDMA time-out clock source is HCLK/210.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = PDMA time-out clock source is HCLK/211.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = PDMA time-out clock source is HCLK/212.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = PDMA time-out clock source is HCLK/213.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = PDMA time-out clock source is HCLK/214.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = PDMA time-out clock source is HCLK/215.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l07012">7012</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga5347674482d9ca92745b2f48b4974437" name="ga5347674482d9ca92745b2f48b4974437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5347674482d9ca92745b2f48b4974437">&#9670;&nbsp;</a></span>TOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::TOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] I2C Time-out Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md270"></a>
Offset: 0x10  I2C Time-out Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TOCEN   </td><td class="markdownTableBodyLeft">Time-out Counter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit is set to enabled and clock be stretched, the 14 bits time-out counter will start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Time-out counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TOCDIV4   </td><td class="markdownTableBodyLeft">Time-out Counter Input Clock Divider by 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled, the time-out period is extended 4 times.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Time-out counter input clock divider by 4 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out counter input clock divider by 4 Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12318">12318</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gabccaf08eb25ede5ba592d720ef865d93" name="gabccaf08eb25ede5ba592d720ef865d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccaf08eb25ede5ba592d720ef865d93">&#9670;&nbsp;</a></span>TOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::TOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] UART Time-Out Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md243"></a>
Offset: 0x20  UART Time-Out Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">TOIC   </td><td class="markdownTableBodyLeft">Time-out Comparator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The time-out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the content of time-out counter is equal to that of time-out interrupt comparator (TOIC (UART_TMCTL[8:0])), a receiver time-out interrupt (RXTOIF(UART_ISR[4])) is generated if RXTOIEN (UART_IER [4]) enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A new incoming data word or RX FIFO empty will clear RXTOIF(UART_ISR[4])    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In order to avoid receiver time-out interrupt generation immediately during one character is being received, TOIC value should be set between 40 and 255    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So, for example, if TOIC is set with 40, the time-out interrupt is generated after four characters are not received when 1 stop bit and no parity check is set for UART transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Fill all 0 to this field indicates to disable this function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The real time-out value is TOIC + 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: The counting clock is baud rate clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4: The UART data format is start bit + 8 data bits + parity bit + stop bit, although software can configure this field by any value but it is recommend to fill this field great than 0xA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">DLY   </td><td class="markdownTableBodyLeft">TX Delay Time Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to programming the transfer delay time between the last stop bit and next start bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The unit is bit time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Fill all 0 to this field indicates to disable this function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The real delay value is DLY.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: The counting clock is baud rate clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10935">10935</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga0385bb54fc0aa8cfedbb3a51aabbd201" name="ga0385bb54fc0aa8cfedbb3a51aabbd201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0385bb54fc0aa8cfedbb3a51aabbd201">&#9670;&nbsp;</a></span>TRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::TRSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] UART Transfer Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md240"></a>
Offset: 0x14  UART Transfer Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADDRDETF   </td><td class="markdownTableBodyLeft">RS-485 Address Byte Detection Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver detects a data that is not an address bit (bit 9 ='0').    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver detects a data that is an address bit (bit 9 ='1').    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for RS-485 function mode and ADDRDEN (UART_ALT_CSR[19]) is set to 1 to enable Address detection mode .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ABRDIF   </td><td class="markdownTableBodyLeft">Auto-baud Rate Interrupt (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 when auto-baud rate detect function finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Auto- Baud Rate interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Auto-Baud Rate interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ABRDTOIF   </td><td class="markdownTableBodyLeft">Auto-baud Rate Time-out Interrupt (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate counter is underflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate counter is overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is set to logic 1 in Auto-baud Rate Detect mode and the baud rate counter is overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LINTXIF   </td><td class="markdownTableBodyLeft">LIN TX Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 when LIN transmitted header field    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The header may be break field or break field + sync field or break field + sync field + PID field, it can be choose by setting LINHSEL (UART_ALT_CSR[5:4]) register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No LIN Transmit interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN Transmit interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">LINRXIF   </td><td class="markdownTableBodyLeft">LIN RX Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 when received LIN header field    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The header may be break field or break field + sync field or break field + sync field + PID field, and it can be choose by setting LINHSEL (UART_ALT_CSR[5:4]) register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No LIN Rx interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN Rx interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BITEF   </td><td class="markdownTableBodyLeft">Bit Error Detect Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">At TX transfer state, hardware will monitoring the bus state, if the input pin (SIN) state is not equal to the output pin (SOUT) state, BITEF will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When occur bit error, hardware will generate an interrupt to CPU (LININT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Bit error interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bit error interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is only valid when enabling the bit error detection function (BITERREN (UART_ALT_CSR[8]) = 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">RXBUSY   </td><td class="markdownTableBodyLeft">Receive Busy Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The receiver machine stays in idle state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The receiver machine stays in no Idle state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The user can use this to check the busy status in receiver mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the user want to enter the power down, this bit shall be confirm in Idle state and there is 2 UART clock latency for receiver pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SLVSYNCF   </td><td class="markdownTableBodyLeft">LIN RX SYNC Error Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 when LIN received incorrect SYNC field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can choose the header by setting LINHSEL (UART_ALT_CSR[5:4]) register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No LIN Rx sync error is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN Rx sync error is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing 1 to LINRXIF.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10932">10932</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaf07b33f2435790396bd6b24fae145f71" name="gaf07b33f2435790396bd6b24fae145f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07b33f2435790396bd6b24fae145f71">&#9670;&nbsp;</a></span>TX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::TX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] SPI Transmit Data FIFO Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md284"></a>
Offset: 0x20  SPI Transmit Data FIFO Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">TX   </td><td class="markdownTableBodyLeft">Transmit Data Register (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Data Transmit Registers hold the data to be transmitted in the next transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The number of valid bits depends on the setting of transmit bit length field of the SPI_CTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example, if DWIDTH is set to 0x8, the bit SPI_TX[7:0] will be transmitted in next transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If DWIDTH is set to 0x0, the SPI controller will perform a 32-bit transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The SPI_TX1 is used only when TWOBIT bit (SPI_CTL[22]) is set 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The first channel's transmitted data shall be written into SPI_TX0 and the second channel's transmitted data shall be written into SPI_TX1 in two-bit mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SPI_TX0 shall be written first in TWOBIT mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In FIFO and two-bit mode, the first written into data in SPI_TX0 is the first channel's transmitted data and the second written data in SPI_TX1 is the second channel's transmitted data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the SPI controller operates as slave device and FIFO mode is disabled, software must update the transmit data register before setting the GOBUSY bit to 1   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12831">12831</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga2956855bd2082e1cba653490856ba72f" name="ga2956855bd2082e1cba653490856ba72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2956855bd2082e1cba653490856ba72f">&#9670;&nbsp;</a></span>TX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::TX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] SPI Transmit Data FIFO Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md285"></a>
Offset: 0x24  SPI Transmit Data FIFO Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">TX   </td><td class="markdownTableBodyLeft">Transmit Data Register (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Data Transmit Registers hold the data to be transmitted in the next transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The number of valid bits depends on the setting of transmit bit length field of the SPI_CTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example, if DWIDTH is set to 0x8, the bit SPI_TX[7:0] will be transmitted in next transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If DWIDTH is set to 0x0, the SPI controller will perform a 32-bit transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The SPI_TX1 is used only when TWOBIT bit (SPI_CTL[22]) is set 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The first channel's transmitted data shall be written into SPI_TX0 and the second channel's transmitted data shall be written into SPI_TX1 in two-bit mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SPI_TX0 shall be written first in TWOBIT mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In FIFO and two-bit mode, the first written into data in SPI_TX0 is the first channel's transmitted data and the second written data in SPI_TX1 is the second channel's transmitted data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the SPI controller operates as slave device and FIFO mode is disabled, software must update the transmit data register before setting the GOBUSY bit to 1   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l12832">12832</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gaaea818bd8186138fa212ebf17ffbd8d5" name="gaaea818bd8186138fa212ebf17ffbd8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea818bd8186138fa212ebf17ffbd8d5">&#9670;&nbsp;</a></span>UARTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::UARTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] SC UART Mode Control Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md264"></a>
Offset: 0x34  SC UART Mode Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">UARTEN   </td><td class="markdownTableBodyLeft">UART Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Smart Card mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When operating in UART mode, user must set CONSEL (SC_CTL[5:4]) = 00 and AUTOCEN(SC_CTL[3]) = 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When operating in Smart Card mode, user must set UARTEN(SC_UARTCTL [0]) = 00.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: When UART is enabled, hardware will generate a reset to reset FIFO and internal state machine.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">WLS   </td><td class="markdownTableBodyLeft">Word Length Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Word length is 8 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Word length is 7 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Word length is 6 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Word length is 5 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In smart card mode, this WLS must be '00'    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PBOFF   </td><td class="markdownTableBodyLeft">Parity Bit Disable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Parity bit is generated or checked between the last data word bit and stop bit of the serial data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity bit is not generated (transmitting data) or checked (receiving data) during transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In smart card mode, this field must be '0' (default setting is with parity bit)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">OPE   </td><td class="markdownTableBodyLeft">Odd Parity Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Even number of logic 1's are transmitted or check the data word and parity bits in receiving mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Odd number of logic 1's are transmitted or check the data word and parity bits in receiving mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit has effect only when PBOFF bit is '0'.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l11797">11797</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga64c437a031cb21854d6be9595492e6ae" name="ga64c437a031cb21854d6be9595492e6ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64c437a031cb21854d6be9595492e6ae">&#9670;&nbsp;</a></span>VREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ACMP_T::VREF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Analog Comparator Reference Voltage Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md302"></a>
Offset: 0x08  Analog Comparator Reference Voltage Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">CRVCTL   </td><td class="markdownTableBodyLeft">Comparator Reference Voltage Setting    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CRV = CRV source voltage * (1/6+CRVCTL/24).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CRVEN   </td><td class="markdownTableBodyLeft">CRV Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CRV Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRV Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CRVSSEL   </td><td class="markdownTableBodyLeft">CRV Source Voltage Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = VDDA is selected as CRV source voltage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The reference voltage defined by SYS_VREFCTL register is selected as CRV source voltage.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l13667">13667</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gada72cda64631d0c05899316cc792cc3e" name="gada72cda64631d0c05899316cc792cc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada72cda64631d0c05899316cc792cc3e">&#9670;&nbsp;</a></span>WEEKDAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::WEEKDAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] RTC Day of the Week Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md219"></a>
Offset: 0x18  RTC Day of the Week Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">WEEKDAY   </td><td class="markdownTableBodyLeft">Day of the Week Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Sunday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Monday.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Tuesday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Wednesday.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Thursday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Friday.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Saturday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10129">10129</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3d456e4072779cc6aa5cceeff6a9ff20" name="ga3d456e4072779cc6aa5cceeff6a9ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d456e4072779cc6aa5cceeff6a9ff20">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b0] PWM0 Waveform Generation Control Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md159"></a>
Offset: 0xB0  PWM0 Waveform Generation Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">ZPCTLn   </td><td class="markdownTableBodyLeft">PWM0 Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 zero point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 zero point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 zero point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 can control output level when PWM0 counter count to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">PRDPCTLn   </td><td class="markdownTableBodyLeft">PWM0 Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 period (center) point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 period (center) point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 can control output level when PWM0 counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when PWM0 counter operating in up-down counter type.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08963">8963</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga86ecc2b0af47fd6523fac5bfff8ac7d5" name="ga86ecc2b0af47fd6523fac5bfff8ac7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86ecc2b0af47fd6523fac5bfff8ac7d5">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b4] PWM0 Waveform Generation Control Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md160"></a>
Offset: 0xB4  PWM0 Waveform Generation Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CMPUCTLn   </td><td class="markdownTableBodyLeft">PWM0 Compare Up Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 compare up point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 compare up point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 can control output level when PWM0 counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">CMPDCTLn   </td><td class="markdownTableBodyLeft">PWM0 Compare Down Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM0 channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM0 compare down point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0 compare down point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM0 compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 can control output level when PWM0 counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l08964">8964</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gacf2f4ba263a88e40457429e592c2257b" name="gacf2f4ba263a88e40457429e592c2257b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf2f4ba263a88e40457429e592c2257b">&#9670;&nbsp;</a></span>WKINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::WKINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] Wake-up Interrupt Status <br  />
</p>
<h2><a class="anchor" id="autotoc_md79"></a>
Offset: 0x30  Wake-up Interrupt Status</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PDWKIF   </td><td class="markdownTableBodyLeft">Wake-up Interrupt Status in Chip Power-down Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that some event resumes chip from Power-down mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The status is set if external interrupts, UART, GPIO, RTC, USB, SPI, Timer, WDT, and BOD wake-up occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l02640">2640</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga3720cebf4699c1cad907df1df656e717" name="ga3720cebf4699c1cad907df1df656e717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3720cebf4699c1cad907df1df656e717">&#9670;&nbsp;</a></span>WKSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::WKSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x007c] System Wakeup Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md56"></a>
Offset: 0x7C  System Wakeup Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ACMPWK   </td><td class="markdownTableBodyLeft">ACMP Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with ACMP wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">I2C1WK   </td><td class="markdownTableBodyLeft">I2C1 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with I2C1 wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">I2C0WK   </td><td class="markdownTableBodyLeft">I2C0 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with I2C0 wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR3WK   </td><td class="markdownTableBodyLeft">TMR3 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested withTMR3 wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR2WK   </td><td class="markdownTableBodyLeft">TMR2 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested withTMR2 wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR1WK   </td><td class="markdownTableBodyLeft">TMR1 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested withTMR1 wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">TMR0WK   </td><td class="markdownTableBodyLeft">TMR0 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested withTMR0 wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">WDTWK   </td><td class="markdownTableBodyLeft">WDT Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with WDT wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BODWK   </td><td class="markdownTableBodyLeft">BOD Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with BOD wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SPI3WK   </td><td class="markdownTableBodyLeft">SPI3 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with SPI3 wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">SPI2WK   </td><td class="markdownTableBodyLeft">SPI2 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with SPI2 wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">SPI1WK   </td><td class="markdownTableBodyLeft">SPI1 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with SPI1 wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI0WK   </td><td class="markdownTableBodyLeft">SPI0 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with SPI0 wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">UART1WK   </td><td class="markdownTableBodyLeft">UART1 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with UART1 wakeup event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">UART0WK   </td><td class="markdownTableBodyLeft">UART0 Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with UART0 wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">RTCWK   </td><td class="markdownTableBodyLeft">RTC Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with a RTC alarm or tick time happened    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">GPIOWK   </td><td class="markdownTableBodyLeft">GPIO Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that wakeup of device from Power-down mode was requested with GPIO wakeup event    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag is cleared when Power-down mode is entered.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l01594">1594</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ga7a08d918703ebf59b9411bb75630d571" name="ga7a08d918703ebf59b9411bb75630d571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a08d918703ebf59b9411bb75630d571">&#9670;&nbsp;</a></span>WKUPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::WKUPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] UART Wake-up Enable Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md249"></a>
Offset: 0x40  UART Wake-up Enable Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WKCTSEN   </td><td class="markdownTableBodyLeft">nCTS Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the system is in power-down mode, an external nCTS change will wake-up system from power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS wake-up function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WKDATEN   </td><td class="markdownTableBodyLeft">Incoming Data Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Incoming data wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Incoming data wake-up function Enabled when the system is in power-down mode, incoming data will wake-up system from power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Hardware will clear this bit when the incoming data wake-up operation finishes and system clock work stable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">WKTHREN   </td><td class="markdownTableBodyLeft">FIFO Threshold Reach Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Received FIFO threshold reach wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Received FIFO threshold reach wake-up function Enabled when the system is in power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is suggest the function is enabled in UART mode and the UART clock is selected in 32K.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">WKTHRTOEN   </td><td class="markdownTableBodyLeft">FIFO Threshold Reach Time Out Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Received FIFO threshold no reach and time out wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Received FIFO threshold no reach and time out wake-up function Enabled when the system is in power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is suggest the function is enabled when the WKTHREN (UART_WKUPEN[2]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">WKADRMEN   </td><td class="markdownTableBodyLeft">RS-485 Address Match Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 ADD mode address match wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 AAD mode address match wake-up function Enabled when the system is in power-down mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10944">10944</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="gac9dde4f2d0c4c58d5042a48da1dff0e6" name="gac9dde4f2d0c4c58d5042a48da1dff0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9dde4f2d0c4c58d5042a48da1dff0e6">&#9670;&nbsp;</a></span>WKUPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::WKUPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] UART Wake-up Status Register. <br  />
</p>
<h2><a class="anchor" id="autotoc_md250"></a>
Offset: 0x44  UART Wake-up Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CTSWKSTS   </td><td class="markdownTableBodyLeft">nCTS Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by nCTS wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKCTSEN (UART_ WKUPEN [0])is enabled, the wake-up function is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DATWKSTS   </td><td class="markdownTableBodyLeft">Data Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if chip wake-up from power-down state by data wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by data wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKDATEN (UART_ WKUPEN [1]) is enabled, the wake-up function is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">THRWKSTS   </td><td class="markdownTableBodyLeft">Threshold Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by FIFO threshold wake-up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKTHREN (UART_ WKUPEN [2])is enabled, the wake-up function is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">THRTOWKSTS   </td><td class="markdownTableBodyLeft">Threshold Wake-up Time Out Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by FIFO threshold time out wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKTHRTOEN (UART_ WKUPEN [3])is enabled, the wake-up function is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ADRWKSTS   </td><td class="markdownTableBodyLeft">RS-485 Address Byte Detection Wake-up Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by Receiver detects a data that is an address bit (bit 9 ='1').    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKADRMEN (UART_WKUPEN[4])is enabled, the wake-up function is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field is used for RS-485 function mode and ADDRDEN (UART_ALT_CSR[19]) is set to 1 to enable Address detection mode .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/dea/_nano103_8h_source.html#l10945">10945</a> of file <a class="el" href="../../d4/dea/_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Feb 24 2023 15:07:41 for NANO103 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
