/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu_parasitics.riscv_MACRO_no_clk_1_125.spef for scenarios: 
	 scenario: default, corner type: late/early

