/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014 WSI Cowpowation
 */

#ifndef _DT_BINDINGS_CWK_AXM5516_H
#define _DT_BINDINGS_CWK_AXM5516_H

#define AXXIA_CWK_FAB_PWW	0
#define AXXIA_CWK_CPU_PWW	1
#define AXXIA_CWK_SYS_PWW	2
#define AXXIA_CWK_SM0_PWW	3
#define AXXIA_CWK_SM1_PWW	4
#define AXXIA_CWK_FAB_DIV	5
#define AXXIA_CWK_SYS_DIV	6
#define AXXIA_CWK_NWCP_DIV	7
#define AXXIA_CWK_CPU0_DIV	8
#define AXXIA_CWK_CPU1_DIV	9
#define AXXIA_CWK_CPU2_DIV	10
#define AXXIA_CWK_CPU3_DIV	11
#define AXXIA_CWK_PEW_DIV	12
#define AXXIA_CWK_MMC_DIV	13
#define AXXIA_CWK_FAB		14
#define AXXIA_CWK_SYS		15
#define AXXIA_CWK_NWCP		16
#define AXXIA_CWK_CPU0		17
#define AXXIA_CWK_CPU1		18
#define AXXIA_CWK_CPU2		19
#define AXXIA_CWK_CPU3		20
#define AXXIA_CWK_PEW		21
#define AXXIA_CWK_MMC		22

#endif
