HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[7:0] ||top.srr(33);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/33||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data4[7:0] ||top.srr(35);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/35||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data5[7:0] ||top.srr(37);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/37||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data6[7:0] ||top.srr(39);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/39||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data7[7:0] ||top.srr(41);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/41||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data8[7:0] ||top.srr(43);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/43||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data9[7:0] ||top.srr(45);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/45||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL169 ||@W:Pruning register data10[7:0] ||top.srr(47);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/47||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data2[7:0].||top.srr(50);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/50||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data1[7:0].||top.srr(51);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/51||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to data1[7] assign 1, register removed by optimization||top.srr(52);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/52||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data1[6:0] assign 0, register removed by optimization||top.srr(53);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/53||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data2[7:0] assign 0, register removed by optimization||top.srr(54);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/54||data_rate.v(38);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_rate.v'/linenumber/38
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[0] to a constant 0||top.srr(60);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/60||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[1] to a constant 0||top.srr(61);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/61||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[2] to a constant 0||top.srr(62);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/62||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[3] to a constant 0||top.srr(63);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/63||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[4] to a constant 0||top.srr(64);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/64||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[5] to a constant 0||top.srr(65);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/65||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[6] to a constant 0||top.srr(66);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/66||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[7] to a constant 0||top.srr(67);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/67||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data4[7:0] ||top.srr(68);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/68||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL168 ||@W:Pruning instance ten_mhz_clock_0 -- not in use ...||top.srr(102);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/102||top.v(236);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\component\work\top\top.v'/linenumber/236
Implementation;Synthesis|| CL168 ||@W:Pruning instance data_rate_0 -- not in use ...||top.srr(104);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/104||top.v(133);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\component\work\top\top.v'/linenumber/133
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data3[2] to a constant 0||top.srr(106);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/106||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data3[3] to a constant 0||top.srr(107);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/107||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data3[4] to a constant 0||top.srr(108);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/108||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data3[5] to a constant 0||top.srr(109);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/109||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data3[6] to a constant 0||top.srr(110);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/110||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data3[7] to a constant 0||top.srr(111);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/111||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[7] ||top.srr(112);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/112||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[6] ||top.srr(114);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/114||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[5] ||top.srr(116);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/116||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[4] ||top.srr(118);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/118||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[3] ||top.srr(120);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/120||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning register data3[2] ||top.srr(122);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/122||data_source.v(32);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock main_clock|clock_out_inferred_clock which controls 259 sequential elements including data_source_0.state[143]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(172);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/172||data_source.v(32);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\xorfi_high_rate\hdl\data_source.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 22 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(173);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi_high_rate\synthesis\top.srr'/linenumber/173||main_clock.v(26);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\xorfi_high_rate\hdl\main_clock.v'/linenumber/26
Implementation;Synthesis||(null)||Please refer to the log file for details about 48 Warning(s)||top.srr;liberoaction://open_report/file/top.srr||(null);(null)
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 5 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
