

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:25:51 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.993 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.99>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 4 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 6 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %p_Val2_4 to i18" [firmware/myproject.cpp:51]   --->   Operation 7 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %tmp to i18" [firmware/myproject.cpp:51]   --->   Operation 8 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:51]   --->   Operation 9 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.46ns)   --->   "%r_V_5 = mul i18 %sext_ln1118_1, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 10 'mul' 'r_V_5' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i18 %sext_ln1192_4, %r_V_5" [firmware/myproject.cpp:51]   --->   Operation 11 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i18 %r_V_5 to i15" [firmware/myproject.cpp:51]   --->   Operation 12 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:52]   --->   Operation 13 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:52]   --->   Operation 14 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !133"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !139"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !145"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !151"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !157"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !163"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %tmp_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 25 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_V = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %r_V to i15" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.70ns)   --->   "%mul_ln1192 = mul i15 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 28 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i15.i3(i15 %mul_ln1192, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i17 %rhs_V to i18" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i18 %sext_ln1192_2, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 32 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (1.46ns)   --->   "%mul_ln1192_1 = mul i15 %sext_ln1192, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i18 @_ssdm_op_BitConcatenate.i18.i15.i3(i15 %mul_ln1192_1, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 34 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i18 %sub_ln1192, %shl_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 35 'add' 'add_ln1192' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_1, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 36 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i17 %rhs_V_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i18 %add_ln1192, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 38 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V = add i18 -3072, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 39 'add' 'ret_V' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V, i32 9, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_4 to i12" [firmware/myproject.cpp:51]   --->   Operation 42 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %mul_ln1192_2, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 43 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %trunc_ln1192, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.81ns)   --->   "%sub_ln1192_2 = sub i21 %shl_ln1192_3, %shl_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 45 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i9 %tmp to i15" [firmware/myproject.cpp:51]   --->   Operation 46 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_4, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 47 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i10 %r_V_2 to i15" [firmware/myproject.cpp:51]   --->   Operation 48 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.70ns)   --->   "%mul_ln1192_3 = mul i15 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 49 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %mul_ln1192_3, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 50 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i21 %sub_ln1192_2, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 51 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %p_Val2_4 to i15" [firmware/myproject.cpp:51]   --->   Operation 52 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %tmp_3 to i15" [firmware/myproject.cpp:51]   --->   Operation 53 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.46ns)   --->   "%mul_ln1192_4 = mul i15 %sext_ln1118_3, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 54 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %mul_ln1192_4, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 55 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_3 = sub i21 %add_ln1192_2, %shl_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 56 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_4, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 57 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %shl_ln1 to i12" [firmware/myproject.cpp:51]   --->   Operation 58 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.73ns)   --->   "%r_V_6 = sub i12 %sext_ln1118_4, %sext_ln1118" [firmware/myproject.cpp:51]   --->   Operation 59 'sub' 'r_V_6' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i21 @_ssdm_op_BitConcatenate.i21.i12.i9(i12 %r_V_6, i9 0)" [firmware/myproject.cpp:51]   --->   Operation 60 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_4 = sub i21 %sub_ln1192_3, %rhs_V_2" [firmware/myproject.cpp:51]   --->   Operation 61 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i21 -28672, %sub_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 62 'add' 'ret_V_1' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_1, i32 12, i32 20)" [firmware/myproject.cpp:51]   --->   Operation 63 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i9 %tmp_4 to i15" [firmware/myproject.cpp:52]   --->   Operation 65 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %p_Val2_4, i9 0)" [firmware/myproject.cpp:52]   --->   Operation 66 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i18 0, %rhs_V_8" [firmware/myproject.cpp:52]   --->   Operation 67 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_4, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 68 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i10 %r_V_7 to i12" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i10 %r_V_7 to i15" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.70ns)   --->   "%mul_ln1192_5 = mul i15 %sext_ln1192_7, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 71 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i18 @_ssdm_op_BitConcatenate.i18.i15.i3(i15 %mul_ln1192_5, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 72 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192_6 = sub i18 %sub_ln1192_5, %shl_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 73 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 74 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.74ns)   --->   "%sub_ln1192_7 = sub i12 %shl_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 75 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %sub_ln1192_7, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 76 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_4 = add i18 %sub_ln1192_6, %shl_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 77 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i18 -1536, %add_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 78 'add' 'ret_V_2' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_2, i32 9, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 79 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.70ns)   --->   "%mul_ln1192_6 = mul i15 %sext_ln1118_2, %sext_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 81 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i18 @_ssdm_op_BitConcatenate.i18.i15.i3(i15 %mul_ln1192_6, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 82 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_4, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 83 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i15 %rhs_V_9 to i18" [firmware/myproject.cpp:53]   --->   Operation 84 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i18 %sext_ln1192_10, %shl_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 85 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp, i7 0)" [firmware/myproject.cpp:53]   --->   Operation 86 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i16 %rhs_V_5 to i18" [firmware/myproject.cpp:53]   --->   Operation 87 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192_9 = sub i18 %sub_ln1192_8, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 88 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_4, i7 0)" [firmware/myproject.cpp:53]   --->   Operation 89 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i16 %rhs_V_6 to i18" [firmware/myproject.cpp:53]   --->   Operation 90 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i18 %sub_ln1192_9, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 91 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i18 -2048, %sub_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 92 'add' 'ret_V_3' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_3, i32 9, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 93 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 94 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %rhs_V_8 to i19" [firmware/myproject.cpp:54]   --->   Operation 95 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %tmp, i9 0)" [firmware/myproject.cpp:54]   --->   Operation 96 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %rhs_V_7 to i19" [firmware/myproject.cpp:54]   --->   Operation 97 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%ret_V_4 = sub i19 %sext_ln703, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 98 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i19 %ret_V_4 to i21" [firmware/myproject.cpp:54]   --->   Operation 99 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.46ns)   --->   "%mul_ln1192_7 = mul i15 %sext_ln1192_7, %sext_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 100 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %mul_ln1192_7, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 101 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i21 %sext_ln1192_13, %shl_ln1192_s" [firmware/myproject.cpp:54]   --->   Operation 102 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i21 -16384, %sub_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 103 'add' 'ret_V_5' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_5, i32 12, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 104 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 105 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000]
tmp                (partselect    ) [ 011]
tmp_1              (partselect    ) [ 011]
p_Val2_4           (partselect    ) [ 011]
sext_ln1118_1      (sext          ) [ 000]
sext_ln1192_4      (sext          ) [ 000]
tmp_3              (partselect    ) [ 011]
r_V_5              (mul           ) [ 000]
mul_ln1192_2       (mul           ) [ 011]
trunc_ln1192       (trunc         ) [ 011]
tmp_4              (partselect    ) [ 011]
tmp_s              (partselect    ) [ 011]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
spectopmodule_ln0  (spectopmodule ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln32 (specinterface ) [ 000]
specpipeline_ln33  (specpipeline  ) [ 000]
sext_ln1192        (sext          ) [ 000]
r_V                (bitconcatenate) [ 000]
sext_ln1192_1      (sext          ) [ 000]
mul_ln1192         (mul           ) [ 000]
shl_ln             (bitconcatenate) [ 000]
rhs_V              (bitconcatenate) [ 000]
sext_ln1192_2      (sext          ) [ 000]
sub_ln1192         (sub           ) [ 000]
mul_ln1192_1       (mul           ) [ 000]
shl_ln1192_1       (bitconcatenate) [ 000]
add_ln1192         (add           ) [ 000]
rhs_V_1            (bitconcatenate) [ 000]
sext_ln1192_3      (sext          ) [ 000]
sub_ln1192_1       (sub           ) [ 000]
ret_V              (add           ) [ 000]
trunc_ln           (partselect    ) [ 000]
write_ln50         (write         ) [ 000]
sext_ln1118        (sext          ) [ 000]
shl_ln1192_2       (bitconcatenate) [ 000]
shl_ln1192_3       (bitconcatenate) [ 000]
sub_ln1192_2       (sub           ) [ 000]
sext_ln1192_5      (sext          ) [ 000]
r_V_2              (bitconcatenate) [ 000]
sext_ln1192_6      (sext          ) [ 000]
mul_ln1192_3       (mul           ) [ 000]
shl_ln1192_4       (bitconcatenate) [ 000]
add_ln1192_2       (add           ) [ 000]
sext_ln1118_2      (sext          ) [ 000]
sext_ln1118_3      (sext          ) [ 000]
mul_ln1192_4       (mul           ) [ 000]
shl_ln1192_5       (bitconcatenate) [ 000]
sub_ln1192_3       (sub           ) [ 000]
shl_ln1            (bitconcatenate) [ 000]
sext_ln1118_4      (sext          ) [ 000]
r_V_6              (sub           ) [ 000]
rhs_V_2            (bitconcatenate) [ 000]
sub_ln1192_4       (sub           ) [ 000]
ret_V_1            (add           ) [ 000]
trunc_ln708_1      (partselect    ) [ 000]
write_ln51         (write         ) [ 000]
sext_ln1192_7      (sext          ) [ 000]
rhs_V_8            (bitconcatenate) [ 000]
sub_ln1192_5       (sub           ) [ 000]
r_V_7              (bitconcatenate) [ 000]
sext_ln1192_8      (sext          ) [ 000]
sext_ln1192_9      (sext          ) [ 000]
mul_ln1192_5       (mul           ) [ 000]
shl_ln1192_6       (bitconcatenate) [ 000]
sub_ln1192_6       (sub           ) [ 000]
shl_ln1192_7       (bitconcatenate) [ 000]
sub_ln1192_7       (sub           ) [ 000]
shl_ln1192_8       (bitconcatenate) [ 000]
add_ln1192_4       (add           ) [ 000]
ret_V_2            (add           ) [ 000]
trunc_ln708_2      (partselect    ) [ 000]
write_ln52         (write         ) [ 000]
mul_ln1192_6       (mul           ) [ 000]
shl_ln1192_9       (bitconcatenate) [ 000]
rhs_V_9            (bitconcatenate) [ 000]
sext_ln1192_10     (sext          ) [ 000]
sub_ln1192_8       (sub           ) [ 000]
rhs_V_5            (bitconcatenate) [ 000]
sext_ln1192_11     (sext          ) [ 000]
sub_ln1192_9       (sub           ) [ 000]
rhs_V_6            (bitconcatenate) [ 000]
sext_ln1192_12     (sext          ) [ 000]
sub_ln1192_10      (sub           ) [ 000]
ret_V_3            (add           ) [ 000]
trunc_ln708_3      (partselect    ) [ 000]
write_ln53         (write         ) [ 000]
sext_ln703         (sext          ) [ 000]
rhs_V_7            (bitconcatenate) [ 000]
sext_ln728         (sext          ) [ 000]
ret_V_4            (sub           ) [ 000]
sext_ln1192_13     (sext          ) [ 000]
mul_ln1192_7       (mul           ) [ 000]
shl_ln1192_s       (bitconcatenate) [ 000]
sub_ln1192_11      (sub           ) [ 000]
ret_V_5            (add           ) [ 000]
trunc_ln708_4      (partselect    ) [ 000]
write_ln54         (write         ) [ 000]
ret_ln56           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i15.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i18.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i15.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i12.i9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="x_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="144" slack="0"/>
<pin id="128" dir="0" index="1" bw="144" slack="0"/>
<pin id="129" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln50_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln51_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln52_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln53_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="9" slack="0"/>
<pin id="156" dir="0" index="2" bw="9" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln54_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="144" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="0" index="3" bw="9" slack="0"/>
<pin id="172" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="144" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="144" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="9" slack="0"/>
<pin id="192" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln1118_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln1192_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="144" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="0" index="3" bw="7" slack="0"/>
<pin id="210" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="r_V_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln1192_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="0"/>
<pin id="223" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="144" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="7" slack="0"/>
<pin id="230" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="144" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln1192_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="1"/>
<pin id="247" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="1"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln1192_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="mul_ln1192_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="shl_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="0"/>
<pin id="267" dir="0" index="1" bw="15" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="rhs_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="1"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln1192_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="0"/>
<pin id="282" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sub_ln1192_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="0" index="1" bw="18" slack="0"/>
<pin id="287" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_ln1192_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln1192_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="0"/>
<pin id="298" dir="0" index="1" bw="15" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln1192_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="18" slack="0"/>
<pin id="307" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rhs_V_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="1"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln1192_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="17" slack="0"/>
<pin id="319" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sub_ln1192_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="0"/>
<pin id="323" dir="0" index="1" bw="17" slack="0"/>
<pin id="324" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ret_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="0"/>
<pin id="329" dir="0" index="1" bw="18" slack="0"/>
<pin id="330" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="18" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1118_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="shl_ln1192_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="21" slack="0"/>
<pin id="349" dir="0" index="1" bw="18" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln1192_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="21" slack="0"/>
<pin id="356" dir="0" index="1" bw="15" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sub_ln1192_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="21" slack="0"/>
<pin id="363" dir="0" index="1" bw="21" slack="0"/>
<pin id="364" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1192_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_V_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="1"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1192_6_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mul_ln1192_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="10" slack="0"/>
<pin id="384" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln1192_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="21" slack="0"/>
<pin id="389" dir="0" index="1" bw="15" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln1192_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="21" slack="0"/>
<pin id="397" dir="0" index="1" bw="21" slack="0"/>
<pin id="398" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln1118_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="1"/>
<pin id="403" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1118_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln1192_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln1192_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="21" slack="0"/>
<pin id="415" dir="0" index="1" bw="15" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sub_ln1192_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="21" slack="0"/>
<pin id="423" dir="0" index="1" bw="21" slack="0"/>
<pin id="424" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_ln1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="1"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1118_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="0"/>
<pin id="441" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="rhs_V_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="21" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln1192_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="21" slack="0"/>
<pin id="454" dir="0" index="1" bw="21" slack="0"/>
<pin id="455" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ret_V_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="21" slack="0"/>
<pin id="461" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln708_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="21" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln1192_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="1"/>
<pin id="477" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="rhs_V_8_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sub_ln1192_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="18" slack="0"/>
<pin id="488" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="r_V_7_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="1"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1192_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln1192_9_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mul_ln1192_5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln1192_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="18" slack="0"/>
<pin id="514" dir="0" index="1" bw="15" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sub_ln1192_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="18" slack="0"/>
<pin id="522" dir="0" index="1" bw="18" slack="0"/>
<pin id="523" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_6/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="shl_ln1192_7_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="1"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sub_ln1192_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="shl_ln1192_8_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="18" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln1192_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="18" slack="0"/>
<pin id="549" dir="0" index="1" bw="18" slack="0"/>
<pin id="550" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="ret_V_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="0"/>
<pin id="555" dir="0" index="1" bw="18" slack="0"/>
<pin id="556" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln708_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="0"/>
<pin id="561" dir="0" index="1" bw="18" slack="0"/>
<pin id="562" dir="0" index="2" bw="5" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mul_ln1192_6_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln1192_9_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="18" slack="0"/>
<pin id="578" dir="0" index="1" bw="15" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_9/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="rhs_V_9_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="15" slack="0"/>
<pin id="586" dir="0" index="1" bw="9" slack="1"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln1192_10_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="15" slack="0"/>
<pin id="593" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sub_ln1192_8_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="15" slack="0"/>
<pin id="597" dir="0" index="1" bw="18" slack="0"/>
<pin id="598" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="rhs_V_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="9" slack="1"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln1192_11_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sub_ln1192_9_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="18" slack="0"/>
<pin id="614" dir="0" index="1" bw="16" slack="0"/>
<pin id="615" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="rhs_V_6_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="9" slack="1"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln1192_12_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln1192_10_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="ret_V_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="18" slack="0"/>
<pin id="638" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln708_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="0" index="1" bw="18" slack="0"/>
<pin id="644" dir="0" index="2" bw="5" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln703_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="18" slack="0"/>
<pin id="654" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="rhs_V_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="18" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="1"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln728_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="18" slack="0"/>
<pin id="665" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="ret_V_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="18" slack="0"/>
<pin id="669" dir="0" index="1" bw="18" slack="0"/>
<pin id="670" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln1192_13_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="19" slack="0"/>
<pin id="675" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="mul_ln1192_7_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="0" index="1" bw="9" slack="0"/>
<pin id="680" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="shl_ln1192_s_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="21" slack="0"/>
<pin id="685" dir="0" index="1" bw="15" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_s/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sub_ln1192_11_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="19" slack="0"/>
<pin id="693" dir="0" index="1" bw="21" slack="0"/>
<pin id="694" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="ret_V_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="0"/>
<pin id="699" dir="0" index="1" bw="21" slack="0"/>
<pin id="700" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln708_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="0" index="1" bw="21" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="714" class="1007" name="mul_ln1192_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="0"/>
<pin id="716" dir="0" index="1" bw="18" slack="0"/>
<pin id="717" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="1"/>
<pin id="722" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="1"/>
<pin id="731" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Val2_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="1"/>
<pin id="737" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="1"/>
<pin id="747" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="mul_ln1192_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="18" slack="1"/>
<pin id="752" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="trunc_ln1192_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="15" slack="1"/>
<pin id="757" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_4_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="9" slack="1"/>
<pin id="762" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_s_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="1"/>
<pin id="769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="126" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="126" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="126" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="167" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="126" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="197" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="126" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="126" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="245" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="265" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="245" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="245" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="284" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="296" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="304" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="343"><net_src comp="333" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="84" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="86" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="347" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="367" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="361" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="395" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="413" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="344" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="92" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="421" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="444" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="96" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="98" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="100" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="102" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="474"><net_src comp="464" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="483"><net_src comp="104" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="106" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="491" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="475" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="485" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="512" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="108" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="110" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="498" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="112" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="520" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="539" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="114" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="569"><net_src comp="559" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="574"><net_src comp="401" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="377" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="64" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="66" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="116" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="86" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="576" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="118" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="120" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="611"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="595" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="118" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="120" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="628"><net_src comp="618" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="612" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="122" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="74" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="76" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="78" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="651"><net_src comp="641" pin="4"/><net_sink comp="153" pin=2"/></net>

<net id="655"><net_src comp="478" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="104" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="94" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="666"><net_src comp="656" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="652" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="475" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="475" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="84" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="86" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="673" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="683" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="98" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="100" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="102" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="713"><net_src comp="703" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="718"><net_src comp="201" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="215" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="167" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="732"><net_src comp="177" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="738"><net_src comp="187" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="748"><net_src comp="205" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="753"><net_src comp="714" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="758"><net_src comp="221" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="763"><net_src comp="225" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="770"><net_src comp="235" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="526" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {2 }
	Port: y_1_V | {2 }
	Port: y_2_V | {2 }
	Port: y_3_V | {2 }
	Port: y_4_V | {2 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118_1 : 1
		sext_ln1192_4 : 1
		r_V_5 : 2
		mul_ln1192_2 : 3
		trunc_ln1192 : 3
	State 2
		sext_ln1192_1 : 1
		mul_ln1192 : 2
		shl_ln : 3
		sext_ln1192_2 : 1
		sub_ln1192 : 4
		mul_ln1192_1 : 1
		shl_ln1192_1 : 2
		add_ln1192 : 5
		sext_ln1192_3 : 1
		sub_ln1192_1 : 6
		ret_V : 7
		trunc_ln : 8
		write_ln50 : 9
		sub_ln1192_2 : 1
		sext_ln1192_6 : 1
		mul_ln1192_3 : 2
		shl_ln1192_4 : 3
		add_ln1192_2 : 4
		mul_ln1192_4 : 1
		shl_ln1192_5 : 2
		sub_ln1192_3 : 5
		sext_ln1118_4 : 1
		r_V_6 : 2
		rhs_V_2 : 3
		sub_ln1192_4 : 6
		ret_V_1 : 7
		trunc_ln708_1 : 8
		write_ln51 : 9
		sub_ln1192_5 : 1
		sext_ln1192_8 : 1
		sext_ln1192_9 : 1
		mul_ln1192_5 : 2
		shl_ln1192_6 : 3
		sub_ln1192_6 : 4
		sub_ln1192_7 : 2
		shl_ln1192_8 : 3
		add_ln1192_4 : 5
		ret_V_2 : 6
		trunc_ln708_2 : 7
		write_ln52 : 8
		mul_ln1192_6 : 2
		shl_ln1192_9 : 3
		sext_ln1192_10 : 1
		sub_ln1192_8 : 4
		sext_ln1192_11 : 1
		sub_ln1192_9 : 5
		sext_ln1192_12 : 1
		sub_ln1192_10 : 6
		ret_V_3 : 7
		trunc_ln708_3 : 8
		write_ln53 : 9
		sext_ln703 : 1
		sext_ln728 : 1
		ret_V_4 : 2
		sext_ln1192_13 : 3
		mul_ln1192_7 : 1
		shl_ln1192_s : 2
		sub_ln1192_11 : 4
		ret_V_5 : 5
		trunc_ln708_4 : 6
		write_ln54 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_5_fu_215      |    0    |    0    |    49   |
|          |    mul_ln1192_fu_259    |    0    |    0    |    62   |
|          |   mul_ln1192_1_fu_290   |    0    |    0    |    49   |
|          |   mul_ln1192_3_fu_381   |    0    |    0    |    62   |
|    mul   |   mul_ln1192_4_fu_407   |    0    |    0    |    49   |
|          |   mul_ln1192_5_fu_506   |    0    |    0    |    62   |
|          |   mul_ln1192_6_fu_570   |    0    |    0    |    62   |
|          |   mul_ln1192_7_fu_677   |    0    |    0    |    49   |
|          |   mul_ln1192_2_fu_714   |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1192_fu_284    |    0    |    0    |    21   |
|          |   sub_ln1192_1_fu_321   |    0    |    0    |    21   |
|          |   sub_ln1192_2_fu_361   |    0    |    0    |    28   |
|          |   sub_ln1192_3_fu_421   |    0    |    0    |    21   |
|          |       r_V_6_fu_438      |    0    |    0    |    18   |
|          |   sub_ln1192_4_fu_452   |    0    |    0    |    21   |
|    sub   |   sub_ln1192_5_fu_485   |    0    |    0    |    21   |
|          |   sub_ln1192_6_fu_520   |    0    |    0    |    21   |
|          |   sub_ln1192_7_fu_533   |    0    |    0    |    19   |
|          |   sub_ln1192_8_fu_595   |    0    |    0    |    21   |
|          |   sub_ln1192_9_fu_612   |    0    |    0    |    21   |
|          |   sub_ln1192_10_fu_629  |    0    |    0    |    21   |
|          |      ret_V_4_fu_667     |    0    |    0    |    25   |
|          |   sub_ln1192_11_fu_691  |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1192_fu_304    |    0    |    0    |    21   |
|          |       ret_V_fu_327      |    0    |    0    |    21   |
|          |   add_ln1192_2_fu_395   |    0    |    0    |    21   |
|    add   |      ret_V_1_fu_458     |    0    |    0    |    21   |
|          |   add_ln1192_4_fu_547   |    0    |    0    |    21   |
|          |      ret_V_2_fu_553     |    0    |    0    |    21   |
|          |      ret_V_3_fu_635     |    0    |    0    |    21   |
|          |      ret_V_5_fu_697     |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_126  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_132 |    0    |    0    |    0    |
|          | write_ln51_write_fu_139 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_146 |    0    |    0    |    0    |
|          | write_ln53_write_fu_153 |    0    |    0    |    0    |
|          | write_ln54_write_fu_160 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_167       |    0    |    0    |    0    |
|          |       tmp_1_fu_177      |    0    |    0    |    0    |
|          |     p_Val2_4_fu_187     |    0    |    0    |    0    |
|          |       tmp_3_fu_205      |    0    |    0    |    0    |
|          |       tmp_4_fu_225      |    0    |    0    |    0    |
|partselect|       tmp_s_fu_235      |    0    |    0    |    0    |
|          |     trunc_ln_fu_333     |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_464  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_559  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_641  |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_703  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1118_1_fu_197  |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_201  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_245   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_255  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_280  |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_317  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_344   |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_367  |    0    |    0    |    0    |
|          |   sext_ln1192_6_fu_377  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_401  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_3_fu_404  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_434  |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_475  |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_498  |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_502  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_591  |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_608  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_625  |    0    |    0    |    0    |
|          |    sext_ln703_fu_652    |    0    |    0    |    0    |
|          |    sext_ln728_fu_663    |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_673  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1192_fu_221   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_248       |    0    |    0    |    0    |
|          |      shl_ln_fu_265      |    0    |    0    |    0    |
|          |       rhs_V_fu_273      |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_296   |    0    |    0    |    0    |
|          |      rhs_V_1_fu_310     |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_347   |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_354   |    0    |    0    |    0    |
|          |       r_V_2_fu_370      |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_387   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_413   |    0    |    0    |    0    |
|          |      shl_ln1_fu_427     |    0    |    0    |    0    |
|bitconcatenate|      rhs_V_2_fu_444     |    0    |    0    |    0    |
|          |      rhs_V_8_fu_478     |    0    |    0    |    0    |
|          |       r_V_7_fu_491      |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_512   |    0    |    0    |    0    |
|          |   shl_ln1192_7_fu_526   |    0    |    0    |    0    |
|          |   shl_ln1192_8_fu_539   |    0    |    0    |    0    |
|          |   shl_ln1192_9_fu_576   |    0    |    0    |    0    |
|          |      rhs_V_9_fu_584     |    0    |    0    |    0    |
|          |      rhs_V_5_fu_601     |    0    |    0    |    0    |
|          |      rhs_V_6_fu_618     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_656     |    0    |    0    |    0    |
|          |   shl_ln1192_s_fu_683   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   912   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|mul_ln1192_2_reg_750|   18   |
|  p_Val2_4_reg_735  |    9   |
|    tmp_1_reg_729   |    9   |
|    tmp_3_reg_745   |    9   |
|    tmp_4_reg_760   |    9   |
|     tmp_reg_720    |    9   |
|    tmp_s_reg_767   |    8   |
|trunc_ln1192_reg_755|   15   |
+--------------------+--------+
|        Total       |   86   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   912  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   86   |   912  |
+-----------+--------+--------+--------+
