$date
	Tue Jul  4 11:10:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sync_cntr_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ up_down $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ up_down $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
x$
0#
0"
b0 !
$end
#5
b1 !
b1 %
1$
1"
#10
0"
#15
b10 !
b10 %
1"
#20
0"
#25
b1 !
b1 %
0$
1"
#30
0"
#35
b0 !
b0 %
1"
#40
0"
#42
1#
#45
b1111 !
b1111 %
0#
1"
#50
0"
#55
b1110 !
b1110 %
1"
#60
0"
#65
b1101 !
b1101 %
1"
#70
0"
#75
b1100 !
b1100 %
1"
#80
0"
#85
b1011 !
b1011 %
1"
#90
0"
