// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [7:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
wire   [0:0] icmp_ln248_fu_1287_p2;
wire   [0:0] icmp_ln252_fu_1302_p2;
reg    ap_predicate_op87_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
reg   [0:0] icmp_ln248_reg_3872;
reg   [0:0] icmp_ln248_reg_3872_pp0_iter4_reg;
reg   [0:0] icmp_ln289_reg_3930;
reg   [0:0] icmp_ln289_reg_3930_pp0_iter4_reg;
reg    ap_predicate_op766_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_CS_iter5_fsm_state6;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [3:0] p_ZL7threshs_0_q0;
wire   [3:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [3:0] p_ZL7threshs_1_q0;
wire   [3:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [5:0] p_ZL7threshs_2_q0;
wire   [3:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [3:0] p_ZL7threshs_3_q0;
wire   [3:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [6:0] p_ZL7threshs_4_q0;
wire   [3:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [6:0] p_ZL7threshs_5_q0;
wire   [3:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [5:0] p_ZL7threshs_6_q0;
wire   [3:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [3:0] p_ZL7threshs_7_q0;
wire   [3:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [7:0] p_ZL7threshs_8_q0;
wire   [3:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [7:0] p_ZL7threshs_9_q0;
wire   [3:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [7:0] p_ZL7threshs_10_q0;
wire   [3:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [7:0] p_ZL7threshs_11_q0;
wire   [3:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [6:0] p_ZL7threshs_12_q0;
wire   [3:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [6:0] p_ZL7threshs_13_q0;
wire   [3:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [5:0] p_ZL7threshs_14_q0;
wire   [3:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [3:0] p_ZL7threshs_15_q0;
wire   [3:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [8:0] p_ZL7threshs_16_q0;
wire   [3:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [8:0] p_ZL7threshs_17_q0;
wire   [3:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [8:0] p_ZL7threshs_18_q0;
wire   [3:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [8:0] p_ZL7threshs_19_q0;
wire   [3:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [8:0] p_ZL7threshs_20_q0;
wire   [3:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [8:0] p_ZL7threshs_21_q0;
wire   [3:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [8:0] p_ZL7threshs_22_q0;
wire   [3:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [8:0] p_ZL7threshs_23_q0;
wire   [3:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [7:0] p_ZL7threshs_24_q0;
wire   [3:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [7:0] p_ZL7threshs_25_q0;
wire   [3:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [7:0] p_ZL7threshs_26_q0;
wire   [3:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [7:0] p_ZL7threshs_27_q0;
wire   [3:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [6:0] p_ZL7threshs_28_q0;
wire   [3:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [6:0] p_ZL7threshs_29_q0;
wire   [3:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [5:0] p_ZL7threshs_30_q0;
wire   [3:0] p_ZL7threshs_31_address0;
reg    p_ZL7threshs_31_ce0;
wire   [3:0] p_ZL7threshs_31_q0;
wire   [3:0] p_ZL7threshs_32_address0;
reg    p_ZL7threshs_32_ce0;
wire   [9:0] p_ZL7threshs_32_q0;
wire   [3:0] p_ZL7threshs_33_address0;
reg    p_ZL7threshs_33_ce0;
wire   [9:0] p_ZL7threshs_33_q0;
wire   [3:0] p_ZL7threshs_34_address0;
reg    p_ZL7threshs_34_ce0;
wire   [9:0] p_ZL7threshs_34_q0;
wire   [3:0] p_ZL7threshs_35_address0;
reg    p_ZL7threshs_35_ce0;
wire   [9:0] p_ZL7threshs_35_q0;
wire   [3:0] p_ZL7threshs_36_address0;
reg    p_ZL7threshs_36_ce0;
wire   [9:0] p_ZL7threshs_36_q0;
wire   [3:0] p_ZL7threshs_37_address0;
reg    p_ZL7threshs_37_ce0;
wire   [9:0] p_ZL7threshs_37_q0;
wire   [3:0] p_ZL7threshs_38_address0;
reg    p_ZL7threshs_38_ce0;
wire   [9:0] p_ZL7threshs_38_q0;
wire   [3:0] p_ZL7threshs_39_address0;
reg    p_ZL7threshs_39_ce0;
wire   [9:0] p_ZL7threshs_39_q0;
wire   [3:0] p_ZL7threshs_40_address0;
reg    p_ZL7threshs_40_ce0;
wire   [9:0] p_ZL7threshs_40_q0;
wire   [3:0] p_ZL7threshs_41_address0;
reg    p_ZL7threshs_41_ce0;
wire   [9:0] p_ZL7threshs_41_q0;
wire   [3:0] p_ZL7threshs_42_address0;
reg    p_ZL7threshs_42_ce0;
wire   [9:0] p_ZL7threshs_42_q0;
wire   [3:0] p_ZL7threshs_43_address0;
reg    p_ZL7threshs_43_ce0;
wire   [9:0] p_ZL7threshs_43_q0;
wire   [3:0] p_ZL7threshs_44_address0;
reg    p_ZL7threshs_44_ce0;
wire   [9:0] p_ZL7threshs_44_q0;
wire   [3:0] p_ZL7threshs_45_address0;
reg    p_ZL7threshs_45_ce0;
wire   [9:0] p_ZL7threshs_45_q0;
wire   [3:0] p_ZL7threshs_46_address0;
reg    p_ZL7threshs_46_ce0;
wire   [9:0] p_ZL7threshs_46_q0;
wire   [3:0] p_ZL7threshs_47_address0;
reg    p_ZL7threshs_47_ce0;
wire   [9:0] p_ZL7threshs_47_q0;
wire   [3:0] p_ZL7threshs_48_address0;
reg    p_ZL7threshs_48_ce0;
wire   [8:0] p_ZL7threshs_48_q0;
wire   [3:0] p_ZL7threshs_49_address0;
reg    p_ZL7threshs_49_ce0;
wire   [8:0] p_ZL7threshs_49_q0;
wire   [3:0] p_ZL7threshs_50_address0;
reg    p_ZL7threshs_50_ce0;
wire   [8:0] p_ZL7threshs_50_q0;
wire   [3:0] p_ZL7threshs_51_address0;
reg    p_ZL7threshs_51_ce0;
wire   [8:0] p_ZL7threshs_51_q0;
wire   [3:0] p_ZL7threshs_52_address0;
reg    p_ZL7threshs_52_ce0;
wire   [8:0] p_ZL7threshs_52_q0;
wire   [3:0] p_ZL7threshs_53_address0;
reg    p_ZL7threshs_53_ce0;
wire   [8:0] p_ZL7threshs_53_q0;
wire   [3:0] p_ZL7threshs_54_address0;
reg    p_ZL7threshs_54_ce0;
wire   [8:0] p_ZL7threshs_54_q0;
wire   [3:0] p_ZL7threshs_55_address0;
reg    p_ZL7threshs_55_ce0;
wire   [8:0] p_ZL7threshs_55_q0;
wire   [3:0] p_ZL7threshs_56_address0;
reg    p_ZL7threshs_56_ce0;
wire   [7:0] p_ZL7threshs_56_q0;
wire   [3:0] p_ZL7threshs_57_address0;
reg    p_ZL7threshs_57_ce0;
wire   [7:0] p_ZL7threshs_57_q0;
wire   [3:0] p_ZL7threshs_58_address0;
reg    p_ZL7threshs_58_ce0;
wire   [7:0] p_ZL7threshs_58_q0;
wire   [3:0] p_ZL7threshs_59_address0;
reg    p_ZL7threshs_59_ce0;
wire   [7:0] p_ZL7threshs_59_q0;
wire   [3:0] p_ZL7threshs_60_address0;
reg    p_ZL7threshs_60_ce0;
wire   [6:0] p_ZL7threshs_60_q0;
wire   [3:0] p_ZL7threshs_61_address0;
reg    p_ZL7threshs_61_ce0;
wire   [6:0] p_ZL7threshs_61_q0;
wire   [3:0] p_ZL7threshs_62_address0;
reg    p_ZL7threshs_62_ce0;
wire   [5:0] p_ZL7threshs_62_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_3872_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_3872_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_3872_pp0_iter2_reg;
reg   [0:0] icmp_ln248_reg_3872_pp0_iter3_reg;
wire   [5:0] tmp_fu_1392_p29;
wire   [5:0] tmp_3_fu_1452_p1;
wire   [4:0] trunc_ln256_fu_1456_p1;
wire   [5:0] tmp_4_fu_1598_p1;
reg  signed [5:0] tmp_4_reg_3920;
wire   [0:0] icmp_ln271_fu_1602_p2;
reg   [0:0] icmp_ln271_reg_3925;
reg   [0:0] icmp_ln271_reg_3925_pp0_iter1_reg;
wire   [0:0] icmp_ln289_fu_1614_p2;
reg   [0:0] icmp_ln289_reg_3930_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_3930_pp0_iter2_reg;
reg   [0:0] icmp_ln289_reg_3930_pp0_iter3_reg;
reg   [31:0] nf_1_load_reg_3934;
wire  signed [11:0] ret_V_fu_1670_p2;
reg  signed [11:0] ret_V_reg_3939;
wire   [0:0] icmp_ln1085_fu_1765_p2;
reg   [0:0] icmp_ln1085_reg_4259;
wire   [0:0] icmp_ln1085_1_fu_1779_p2;
reg   [0:0] icmp_ln1085_1_reg_4264;
wire   [0:0] icmp_ln1085_2_fu_1789_p2;
reg   [0:0] icmp_ln1085_2_reg_4269;
wire   [0:0] icmp_ln1085_3_fu_1803_p2;
reg   [0:0] icmp_ln1085_3_reg_4274;
wire   [0:0] icmp_ln1085_4_fu_1813_p2;
reg   [0:0] icmp_ln1085_4_reg_4279;
wire   [0:0] icmp_ln1085_5_fu_1823_p2;
reg   [0:0] icmp_ln1085_5_reg_4284;
wire   [0:0] icmp_ln1085_6_fu_1837_p2;
reg   [0:0] icmp_ln1085_6_reg_4289;
wire   [0:0] icmp_ln1085_7_fu_1851_p2;
reg   [0:0] icmp_ln1085_7_reg_4294;
wire   [0:0] icmp_ln1085_8_fu_1861_p2;
reg   [0:0] icmp_ln1085_8_reg_4299;
wire   [0:0] icmp_ln1085_9_fu_1871_p2;
reg   [0:0] icmp_ln1085_9_reg_4304;
wire   [0:0] icmp_ln1085_10_fu_1881_p2;
reg   [0:0] icmp_ln1085_10_reg_4309;
wire   [0:0] icmp_ln1085_11_fu_1891_p2;
reg   [0:0] icmp_ln1085_11_reg_4314;
wire   [0:0] icmp_ln1085_12_fu_1905_p2;
reg   [0:0] icmp_ln1085_12_reg_4319;
wire   [0:0] icmp_ln1085_13_fu_1919_p2;
reg   [0:0] icmp_ln1085_13_reg_4324;
wire   [0:0] icmp_ln1085_14_fu_1933_p2;
reg   [0:0] icmp_ln1085_14_reg_4329;
wire   [0:0] icmp_ln1085_15_fu_1947_p2;
reg   [0:0] icmp_ln1085_15_reg_4334;
wire   [0:0] icmp_ln1085_16_fu_1957_p2;
reg   [0:0] icmp_ln1085_16_reg_4339;
wire   [0:0] icmp_ln1085_17_fu_1967_p2;
reg   [0:0] icmp_ln1085_17_reg_4344;
wire   [0:0] icmp_ln1085_18_fu_1977_p2;
reg   [0:0] icmp_ln1085_18_reg_4349;
wire   [0:0] icmp_ln1085_19_fu_1987_p2;
reg   [0:0] icmp_ln1085_19_reg_4354;
wire   [0:0] icmp_ln1085_20_fu_1997_p2;
reg   [0:0] icmp_ln1085_20_reg_4359;
wire   [0:0] icmp_ln1085_21_fu_2007_p2;
reg   [0:0] icmp_ln1085_21_reg_4364;
wire   [0:0] icmp_ln1085_22_fu_2017_p2;
reg   [0:0] icmp_ln1085_22_reg_4369;
wire   [0:0] icmp_ln1085_23_fu_2027_p2;
reg   [0:0] icmp_ln1085_23_reg_4374;
wire   [0:0] icmp_ln1085_24_fu_2041_p2;
reg   [0:0] icmp_ln1085_24_reg_4379;
wire   [0:0] icmp_ln1085_25_fu_2055_p2;
reg   [0:0] icmp_ln1085_25_reg_4384;
wire   [0:0] icmp_ln1085_26_fu_2069_p2;
reg   [0:0] icmp_ln1085_26_reg_4389;
wire   [0:0] icmp_ln1085_27_fu_2083_p2;
reg   [0:0] icmp_ln1085_27_reg_4394;
wire   [0:0] icmp_ln1085_28_fu_2097_p2;
reg   [0:0] icmp_ln1085_28_reg_4399;
wire   [0:0] icmp_ln1085_29_fu_2111_p2;
reg   [0:0] icmp_ln1085_29_reg_4404;
wire   [0:0] icmp_ln1085_30_fu_2125_p2;
reg   [0:0] icmp_ln1085_30_reg_4409;
wire   [0:0] icmp_ln1085_31_fu_2139_p2;
reg   [0:0] icmp_ln1085_31_reg_4414;
wire   [0:0] icmp_ln1085_32_fu_2149_p2;
reg   [0:0] icmp_ln1085_32_reg_4419;
wire   [0:0] icmp_ln1085_33_fu_2159_p2;
reg   [0:0] icmp_ln1085_33_reg_4424;
wire   [0:0] icmp_ln1085_34_fu_2169_p2;
reg   [0:0] icmp_ln1085_34_reg_4429;
wire   [0:0] icmp_ln1085_35_fu_2179_p2;
reg   [0:0] icmp_ln1085_35_reg_4434;
wire   [0:0] icmp_ln1085_36_fu_2189_p2;
reg   [0:0] icmp_ln1085_36_reg_4439;
wire   [0:0] icmp_ln1085_37_fu_2199_p2;
reg   [0:0] icmp_ln1085_37_reg_4444;
wire   [0:0] icmp_ln1085_38_fu_2209_p2;
reg   [0:0] icmp_ln1085_38_reg_4449;
wire   [0:0] icmp_ln1085_39_fu_2219_p2;
reg   [0:0] icmp_ln1085_39_reg_4454;
wire   [0:0] icmp_ln1085_40_fu_2229_p2;
reg   [0:0] icmp_ln1085_40_reg_4459;
wire   [0:0] icmp_ln1085_41_fu_2239_p2;
reg   [0:0] icmp_ln1085_41_reg_4464;
wire   [0:0] icmp_ln1085_42_fu_2249_p2;
reg   [0:0] icmp_ln1085_42_reg_4469;
wire   [0:0] icmp_ln1085_43_fu_2259_p2;
reg   [0:0] icmp_ln1085_43_reg_4474;
wire   [0:0] icmp_ln1085_44_fu_2269_p2;
reg   [0:0] icmp_ln1085_44_reg_4479;
wire   [0:0] icmp_ln1085_45_fu_2279_p2;
reg   [0:0] icmp_ln1085_45_reg_4484;
wire   [0:0] icmp_ln1085_46_fu_2289_p2;
reg   [0:0] icmp_ln1085_46_reg_4489;
wire   [0:0] icmp_ln1085_47_fu_2299_p2;
reg   [0:0] icmp_ln1085_47_reg_4494;
wire   [0:0] icmp_ln1085_48_fu_2313_p2;
reg   [0:0] icmp_ln1085_48_reg_4499;
wire   [0:0] icmp_ln1085_49_fu_2327_p2;
reg   [0:0] icmp_ln1085_49_reg_4504;
wire   [0:0] icmp_ln1085_50_fu_2341_p2;
reg   [0:0] icmp_ln1085_50_reg_4509;
wire   [0:0] icmp_ln1085_51_fu_2355_p2;
reg   [0:0] icmp_ln1085_51_reg_4514;
wire   [0:0] icmp_ln1085_52_fu_2369_p2;
reg   [0:0] icmp_ln1085_52_reg_4519;
wire   [0:0] icmp_ln1085_53_fu_2383_p2;
reg   [0:0] icmp_ln1085_53_reg_4524;
wire   [0:0] icmp_ln1085_54_fu_2397_p2;
reg   [0:0] icmp_ln1085_54_reg_4529;
wire   [0:0] icmp_ln1085_55_fu_2411_p2;
reg   [0:0] icmp_ln1085_55_reg_4534;
wire   [0:0] icmp_ln1085_56_fu_2425_p2;
reg   [0:0] icmp_ln1085_56_reg_4539;
wire   [0:0] icmp_ln1085_57_fu_2439_p2;
reg   [0:0] icmp_ln1085_57_reg_4544;
wire   [0:0] icmp_ln1085_58_fu_2453_p2;
reg   [0:0] icmp_ln1085_58_reg_4549;
wire   [0:0] icmp_ln1085_59_fu_2467_p2;
reg   [0:0] icmp_ln1085_59_reg_4554;
wire   [0:0] icmp_ln1085_60_fu_2481_p2;
reg   [0:0] icmp_ln1085_60_reg_4559;
wire   [0:0] icmp_ln1085_61_fu_2495_p2;
reg   [0:0] icmp_ln1085_61_reg_4564;
wire   [0:0] icmp_ln1085_62_fu_2509_p2;
reg   [0:0] icmp_ln1085_62_reg_4569;
wire   [2:0] add_ln886_5_fu_3129_p2;
reg   [2:0] add_ln886_5_reg_4574;
wire   [2:0] add_ln886_8_fu_3155_p2;
reg   [2:0] add_ln886_8_reg_4579;
wire   [2:0] add_ln886_11_fu_3181_p2;
reg   [2:0] add_ln886_11_reg_4584;
wire   [3:0] add_ln886_20_fu_3247_p2;
reg   [3:0] add_ln886_20_reg_4589;
wire   [3:0] add_ln886_27_fu_3313_p2;
reg   [3:0] add_ln886_27_reg_4594;
wire   [4:0] add_ln886_44_fu_3459_p2;
reg   [4:0] add_ln886_44_reg_4599;
reg   [4:0] add_ln886_44_reg_4599_pp0_iter4_reg;
wire   [4:0] add_ln886_59_fu_3605_p2;
reg   [4:0] add_ln886_59_reg_4604;
reg   [4:0] add_ln886_59_reg_4604_pp0_iter4_reg;
wire   [4:0] add_ln886_29_fu_3648_p2;
reg   [4:0] add_ln886_29_reg_4609;
wire   [5:0] ap_phi_reg_pp0_iter0_inElem_reg_1208;
reg  signed [5:0] ap_phi_reg_pp0_iter1_inElem_reg_1208;
wire   [63:0] idxprom2_i_fu_1676_p1;
reg   [31:0] sf_fu_246;
wire   [31:0] sf_1_fu_1608_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [18:0] i_fu_250;
wire   [18:0] i_2_fu_1293_p2;
reg   [18:0] ap_sig_allocacmp_i_1;
reg   [15:0] accu_V_1_fu_254;
wire   [15:0] accu_V_fu_1755_p2;
reg   [5:0] inputBuf_V_fu_258;
reg   [5:0] inputBuf_V_1_fu_262;
reg   [5:0] inputBuf_V_2_fu_266;
reg   [5:0] inputBuf_V_3_fu_270;
reg   [5:0] inputBuf_V_4_fu_274;
reg   [5:0] inputBuf_V_5_fu_278;
reg   [5:0] inputBuf_V_6_fu_282;
reg   [5:0] inputBuf_V_7_fu_286;
reg   [5:0] inputBuf_V_8_fu_290;
reg   [5:0] inputBuf_V_9_fu_294;
reg   [5:0] inputBuf_V_10_fu_298;
reg   [5:0] inputBuf_V_11_fu_302;
reg   [5:0] inputBuf_V_12_fu_306;
reg   [5:0] inputBuf_V_13_fu_310;
reg   [5:0] inputBuf_V_14_fu_314;
reg   [5:0] inputBuf_V_15_fu_318;
reg   [5:0] inputBuf_V_16_fu_322;
reg   [5:0] inputBuf_V_17_fu_326;
reg   [5:0] inputBuf_V_18_fu_330;
reg   [5:0] inputBuf_V_19_fu_334;
reg   [5:0] inputBuf_V_20_fu_338;
reg   [5:0] inputBuf_V_21_fu_342;
reg   [5:0] inputBuf_V_22_fu_346;
reg   [5:0] inputBuf_V_23_fu_350;
reg   [5:0] inputBuf_V_24_fu_354;
reg   [5:0] inputBuf_V_25_fu_358;
reg   [5:0] inputBuf_V_26_fu_362;
reg   [31:0] nf_1_fu_366;
wire   [31:0] nf_2_fu_1640_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1628_p2;
wire   [0:0] icmp_ln301_fu_1634_p2;
wire   [15:0] select_ln271_fu_1745_p3;
wire  signed [15:0] sext_ln886_fu_1752_p1;
wire   [15:0] zext_ln1085_fu_1761_p1;
wire  signed [4:0] sext_ln1085_fu_1771_p1;
wire   [15:0] zext_ln1085_1_fu_1775_p1;
wire   [15:0] zext_ln1085_2_fu_1785_p1;
wire  signed [5:0] sext_ln1085_1_fu_1795_p1;
wire   [15:0] zext_ln1085_3_fu_1799_p1;
wire   [15:0] zext_ln1085_4_fu_1809_p1;
wire   [15:0] zext_ln1085_5_fu_1819_p1;
wire  signed [6:0] sext_ln1085_2_fu_1829_p1;
wire   [15:0] zext_ln1085_6_fu_1833_p1;
wire  signed [6:0] sext_ln1085_3_fu_1843_p1;
wire   [15:0] zext_ln1085_7_fu_1847_p1;
wire   [15:0] zext_ln1085_8_fu_1857_p1;
wire   [15:0] zext_ln1085_9_fu_1867_p1;
wire   [15:0] zext_ln1085_10_fu_1877_p1;
wire   [15:0] zext_ln1085_11_fu_1887_p1;
wire  signed [7:0] sext_ln1085_4_fu_1897_p1;
wire   [15:0] zext_ln1085_12_fu_1901_p1;
wire  signed [7:0] sext_ln1085_5_fu_1911_p1;
wire   [15:0] zext_ln1085_13_fu_1915_p1;
wire  signed [7:0] sext_ln1085_6_fu_1925_p1;
wire   [15:0] zext_ln1085_14_fu_1929_p1;
wire  signed [7:0] sext_ln1085_7_fu_1939_p1;
wire   [15:0] zext_ln1085_15_fu_1943_p1;
wire   [15:0] zext_ln1085_16_fu_1953_p1;
wire   [15:0] zext_ln1085_17_fu_1963_p1;
wire   [15:0] zext_ln1085_18_fu_1973_p1;
wire   [15:0] zext_ln1085_19_fu_1983_p1;
wire   [15:0] zext_ln1085_20_fu_1993_p1;
wire   [15:0] zext_ln1085_21_fu_2003_p1;
wire   [15:0] zext_ln1085_22_fu_2013_p1;
wire   [15:0] zext_ln1085_23_fu_2023_p1;
wire  signed [8:0] sext_ln1085_8_fu_2033_p1;
wire   [15:0] zext_ln1085_24_fu_2037_p1;
wire  signed [8:0] sext_ln1085_9_fu_2047_p1;
wire   [15:0] zext_ln1085_25_fu_2051_p1;
wire  signed [8:0] sext_ln1085_10_fu_2061_p1;
wire   [15:0] zext_ln1085_26_fu_2065_p1;
wire  signed [8:0] sext_ln1085_11_fu_2075_p1;
wire   [15:0] zext_ln1085_27_fu_2079_p1;
wire  signed [8:0] sext_ln1085_12_fu_2089_p1;
wire   [15:0] zext_ln1085_28_fu_2093_p1;
wire  signed [8:0] sext_ln1085_13_fu_2103_p1;
wire   [15:0] zext_ln1085_29_fu_2107_p1;
wire  signed [8:0] sext_ln1085_14_fu_2117_p1;
wire   [15:0] zext_ln1085_30_fu_2121_p1;
wire  signed [8:0] sext_ln1085_15_fu_2131_p1;
wire   [15:0] zext_ln1085_31_fu_2135_p1;
wire   [15:0] zext_ln1085_32_fu_2145_p1;
wire   [15:0] zext_ln1085_33_fu_2155_p1;
wire   [15:0] zext_ln1085_34_fu_2165_p1;
wire   [15:0] zext_ln1085_35_fu_2175_p1;
wire   [15:0] zext_ln1085_36_fu_2185_p1;
wire   [15:0] zext_ln1085_37_fu_2195_p1;
wire   [15:0] zext_ln1085_38_fu_2205_p1;
wire   [15:0] zext_ln1085_39_fu_2215_p1;
wire   [15:0] zext_ln1085_40_fu_2225_p1;
wire   [15:0] zext_ln1085_41_fu_2235_p1;
wire   [15:0] zext_ln1085_42_fu_2245_p1;
wire   [15:0] zext_ln1085_43_fu_2255_p1;
wire   [15:0] zext_ln1085_44_fu_2265_p1;
wire   [15:0] zext_ln1085_45_fu_2275_p1;
wire   [15:0] zext_ln1085_46_fu_2285_p1;
wire   [15:0] zext_ln1085_47_fu_2295_p1;
wire  signed [9:0] sext_ln1085_16_fu_2305_p1;
wire   [15:0] zext_ln1085_48_fu_2309_p1;
wire  signed [9:0] sext_ln1085_17_fu_2319_p1;
wire   [15:0] zext_ln1085_49_fu_2323_p1;
wire  signed [9:0] sext_ln1085_18_fu_2333_p1;
wire   [15:0] zext_ln1085_50_fu_2337_p1;
wire  signed [9:0] sext_ln1085_19_fu_2347_p1;
wire   [15:0] zext_ln1085_51_fu_2351_p1;
wire  signed [9:0] sext_ln1085_20_fu_2361_p1;
wire   [15:0] zext_ln1085_52_fu_2365_p1;
wire  signed [9:0] sext_ln1085_21_fu_2375_p1;
wire   [15:0] zext_ln1085_53_fu_2379_p1;
wire  signed [9:0] sext_ln1085_22_fu_2389_p1;
wire   [15:0] zext_ln1085_54_fu_2393_p1;
wire  signed [9:0] sext_ln1085_23_fu_2403_p1;
wire   [15:0] zext_ln1085_55_fu_2407_p1;
wire  signed [9:0] sext_ln1085_24_fu_2417_p1;
wire   [15:0] zext_ln1085_56_fu_2421_p1;
wire  signed [9:0] sext_ln1085_25_fu_2431_p1;
wire   [15:0] zext_ln1085_57_fu_2435_p1;
wire  signed [9:0] sext_ln1085_26_fu_2445_p1;
wire   [15:0] zext_ln1085_58_fu_2449_p1;
wire  signed [9:0] sext_ln1085_27_fu_2459_p1;
wire   [15:0] zext_ln1085_59_fu_2463_p1;
wire  signed [9:0] sext_ln1085_28_fu_2473_p1;
wire   [15:0] zext_ln1085_60_fu_2477_p1;
wire  signed [9:0] sext_ln1085_29_fu_2487_p1;
wire   [15:0] zext_ln1085_61_fu_2491_p1;
wire  signed [9:0] sext_ln1085_30_fu_2501_p1;
wire   [15:0] zext_ln1085_62_fu_2505_p1;
wire   [0:0] result_V_1_fu_2520_p2;
wire   [0:0] xor_ln1085_fu_2529_p2;
wire   [0:0] xor_ln1085_1_fu_2538_p2;
wire   [0:0] xor_ln1085_2_fu_2547_p2;
wire   [0:0] xor_ln1085_3_fu_2556_p2;
wire   [0:0] xor_ln1085_4_fu_2565_p2;
wire   [0:0] xor_ln1085_5_fu_2574_p2;
wire   [0:0] xor_ln1085_6_fu_2583_p2;
wire   [0:0] xor_ln1085_7_fu_2592_p2;
wire   [0:0] xor_ln1085_8_fu_2601_p2;
wire   [0:0] xor_ln1085_9_fu_2610_p2;
wire   [0:0] xor_ln1085_10_fu_2619_p2;
wire   [0:0] xor_ln1085_11_fu_2628_p2;
wire   [0:0] xor_ln1085_12_fu_2637_p2;
wire   [0:0] xor_ln1085_13_fu_2646_p2;
wire   [0:0] xor_ln1085_14_fu_2655_p2;
wire   [0:0] xor_ln1085_15_fu_2664_p2;
wire   [0:0] xor_ln1085_16_fu_2673_p2;
wire   [0:0] xor_ln1085_17_fu_2682_p2;
wire   [0:0] xor_ln1085_18_fu_2691_p2;
wire   [0:0] xor_ln1085_19_fu_2700_p2;
wire   [0:0] xor_ln1085_20_fu_2709_p2;
wire   [0:0] xor_ln1085_21_fu_2718_p2;
wire   [0:0] xor_ln1085_22_fu_2727_p2;
wire   [0:0] xor_ln1085_23_fu_2736_p2;
wire   [0:0] xor_ln1085_24_fu_2745_p2;
wire   [0:0] xor_ln1085_25_fu_2754_p2;
wire   [0:0] xor_ln1085_26_fu_2763_p2;
wire   [0:0] xor_ln1085_27_fu_2772_p2;
wire   [0:0] xor_ln1085_28_fu_2781_p2;
wire   [0:0] xor_ln1085_29_fu_2790_p2;
wire   [0:0] xor_ln1085_30_fu_2799_p2;
wire   [0:0] xor_ln1085_31_fu_2808_p2;
wire   [0:0] xor_ln1085_32_fu_2817_p2;
wire   [0:0] xor_ln1085_33_fu_2826_p2;
wire   [0:0] xor_ln1085_34_fu_2835_p2;
wire   [0:0] xor_ln1085_35_fu_2844_p2;
wire   [0:0] xor_ln1085_36_fu_2853_p2;
wire   [0:0] xor_ln1085_37_fu_2862_p2;
wire   [0:0] xor_ln1085_38_fu_2871_p2;
wire   [0:0] xor_ln1085_39_fu_2880_p2;
wire   [0:0] xor_ln1085_40_fu_2889_p2;
wire   [0:0] xor_ln1085_41_fu_2898_p2;
wire   [0:0] xor_ln1085_42_fu_2907_p2;
wire   [0:0] xor_ln1085_43_fu_2916_p2;
wire   [0:0] xor_ln1085_44_fu_2925_p2;
wire   [0:0] xor_ln1085_45_fu_2934_p2;
wire   [0:0] xor_ln1085_46_fu_2943_p2;
wire   [0:0] xor_ln1085_47_fu_2952_p2;
wire   [0:0] xor_ln1085_48_fu_2961_p2;
wire   [0:0] xor_ln1085_49_fu_2970_p2;
wire   [0:0] xor_ln1085_50_fu_2979_p2;
wire   [0:0] xor_ln1085_51_fu_2988_p2;
wire   [0:0] xor_ln1085_52_fu_2997_p2;
wire   [0:0] xor_ln1085_53_fu_3006_p2;
wire   [0:0] xor_ln1085_54_fu_3015_p2;
wire   [0:0] xor_ln1085_55_fu_3024_p2;
wire   [0:0] xor_ln1085_56_fu_3033_p2;
wire   [0:0] xor_ln1085_57_fu_3042_p2;
wire   [0:0] xor_ln1085_58_fu_3051_p2;
wire   [0:0] xor_ln1085_59_fu_3060_p2;
wire   [0:0] xor_ln1085_60_fu_3069_p2;
wire   [0:0] xor_ln1085_61_fu_3078_p2;
wire   [1:0] zext_ln215_fu_2525_p1;
wire   [1:0] zext_ln218_1_fu_2543_p1;
wire   [1:0] add_ln886_fu_3087_p2;
wire   [1:0] zext_ln218_fu_2534_p1;
wire   [1:0] add_ln886_1_fu_3093_p2;
wire   [1:0] zext_ln218_2_fu_2552_p1;
wire   [1:0] zext_ln218_3_fu_2561_p1;
wire   [1:0] add_ln886_2_fu_3103_p2;
wire   [1:0] zext_ln218_4_fu_2570_p1;
wire   [1:0] zext_ln218_5_fu_2579_p1;
wire   [1:0] add_ln886_3_fu_3113_p2;
wire   [2:0] zext_ln886_3_fu_3119_p1;
wire   [2:0] zext_ln886_2_fu_3109_p1;
wire   [2:0] add_ln886_4_fu_3123_p2;
wire   [2:0] zext_ln886_1_fu_3099_p1;
wire   [1:0] zext_ln218_6_fu_2588_p1;
wire   [1:0] zext_ln218_7_fu_2597_p1;
wire   [1:0] add_ln886_6_fu_3135_p2;
wire   [1:0] zext_ln218_8_fu_2606_p1;
wire   [1:0] zext_ln218_9_fu_2615_p1;
wire   [1:0] add_ln886_7_fu_3145_p2;
wire   [2:0] zext_ln886_6_fu_3151_p1;
wire   [2:0] zext_ln886_5_fu_3141_p1;
wire   [1:0] zext_ln218_10_fu_2624_p1;
wire   [1:0] zext_ln218_11_fu_2633_p1;
wire   [1:0] add_ln886_9_fu_3161_p2;
wire   [1:0] zext_ln218_12_fu_2642_p1;
wire   [1:0] zext_ln218_13_fu_2651_p1;
wire   [1:0] add_ln886_10_fu_3171_p2;
wire   [2:0] zext_ln886_9_fu_3177_p1;
wire   [2:0] zext_ln886_8_fu_3167_p1;
wire   [1:0] zext_ln218_14_fu_2660_p1;
wire   [1:0] zext_ln218_15_fu_2669_p1;
wire   [1:0] add_ln886_14_fu_3187_p2;
wire   [1:0] zext_ln218_16_fu_2678_p1;
wire   [1:0] zext_ln218_17_fu_2687_p1;
wire   [1:0] add_ln886_15_fu_3197_p2;
wire   [2:0] zext_ln886_13_fu_3203_p1;
wire   [2:0] zext_ln886_12_fu_3193_p1;
wire   [2:0] add_ln886_16_fu_3207_p2;
wire   [1:0] zext_ln218_18_fu_2696_p1;
wire   [1:0] zext_ln218_19_fu_2705_p1;
wire   [1:0] add_ln886_17_fu_3217_p2;
wire   [1:0] zext_ln218_20_fu_2714_p1;
wire   [1:0] zext_ln218_21_fu_2723_p1;
wire   [1:0] add_ln886_18_fu_3227_p2;
wire   [2:0] zext_ln886_16_fu_3233_p1;
wire   [2:0] zext_ln886_15_fu_3223_p1;
wire   [2:0] add_ln886_19_fu_3237_p2;
wire   [3:0] zext_ln886_17_fu_3243_p1;
wire   [3:0] zext_ln886_14_fu_3213_p1;
wire   [1:0] zext_ln218_22_fu_2732_p1;
wire   [1:0] zext_ln218_23_fu_2741_p1;
wire   [1:0] add_ln886_21_fu_3253_p2;
wire   [1:0] zext_ln218_24_fu_2750_p1;
wire   [1:0] zext_ln218_25_fu_2759_p1;
wire   [1:0] add_ln886_22_fu_3263_p2;
wire   [2:0] zext_ln886_20_fu_3269_p1;
wire   [2:0] zext_ln886_19_fu_3259_p1;
wire   [2:0] add_ln886_23_fu_3273_p2;
wire   [1:0] zext_ln218_26_fu_2768_p1;
wire   [1:0] zext_ln218_27_fu_2777_p1;
wire   [1:0] add_ln886_24_fu_3283_p2;
wire   [1:0] zext_ln218_28_fu_2786_p1;
wire   [1:0] zext_ln218_29_fu_2795_p1;
wire   [1:0] add_ln886_25_fu_3293_p2;
wire   [2:0] zext_ln886_23_fu_3299_p1;
wire   [2:0] zext_ln886_22_fu_3289_p1;
wire   [2:0] add_ln886_26_fu_3303_p2;
wire   [3:0] zext_ln886_24_fu_3309_p1;
wire   [3:0] zext_ln886_21_fu_3279_p1;
wire   [1:0] zext_ln218_30_fu_2804_p1;
wire   [1:0] zext_ln218_31_fu_2813_p1;
wire   [1:0] add_ln886_30_fu_3319_p2;
wire   [1:0] zext_ln218_32_fu_2822_p1;
wire   [1:0] zext_ln218_33_fu_2831_p1;
wire   [1:0] add_ln886_31_fu_3329_p2;
wire   [2:0] zext_ln886_28_fu_3335_p1;
wire   [2:0] zext_ln886_27_fu_3325_p1;
wire   [2:0] add_ln886_32_fu_3339_p2;
wire   [1:0] zext_ln218_34_fu_2840_p1;
wire   [1:0] zext_ln218_35_fu_2849_p1;
wire   [1:0] add_ln886_33_fu_3349_p2;
wire   [1:0] zext_ln218_36_fu_2858_p1;
wire   [1:0] zext_ln218_37_fu_2867_p1;
wire   [1:0] add_ln886_34_fu_3359_p2;
wire   [2:0] zext_ln886_31_fu_3365_p1;
wire   [2:0] zext_ln886_30_fu_3355_p1;
wire   [2:0] add_ln886_35_fu_3369_p2;
wire   [3:0] zext_ln886_32_fu_3375_p1;
wire   [3:0] zext_ln886_29_fu_3345_p1;
wire   [3:0] add_ln886_36_fu_3379_p2;
wire   [1:0] zext_ln218_38_fu_2876_p1;
wire   [1:0] zext_ln218_39_fu_2885_p1;
wire   [1:0] add_ln886_37_fu_3389_p2;
wire   [1:0] zext_ln218_40_fu_2894_p1;
wire   [1:0] zext_ln218_41_fu_2903_p1;
wire   [1:0] add_ln886_38_fu_3399_p2;
wire   [2:0] zext_ln886_35_fu_3405_p1;
wire   [2:0] zext_ln886_34_fu_3395_p1;
wire   [2:0] add_ln886_39_fu_3409_p2;
wire   [1:0] zext_ln218_42_fu_2912_p1;
wire   [1:0] zext_ln218_43_fu_2921_p1;
wire   [1:0] add_ln886_40_fu_3419_p2;
wire   [1:0] zext_ln218_44_fu_2930_p1;
wire   [1:0] zext_ln218_45_fu_2939_p1;
wire   [1:0] add_ln886_41_fu_3429_p2;
wire   [2:0] zext_ln886_38_fu_3435_p1;
wire   [2:0] zext_ln886_37_fu_3425_p1;
wire   [2:0] add_ln886_42_fu_3439_p2;
wire   [3:0] zext_ln886_39_fu_3445_p1;
wire   [3:0] zext_ln886_36_fu_3415_p1;
wire   [3:0] add_ln886_43_fu_3449_p2;
wire   [4:0] zext_ln886_40_fu_3455_p1;
wire   [4:0] zext_ln886_33_fu_3385_p1;
wire   [1:0] zext_ln218_46_fu_2948_p1;
wire   [1:0] zext_ln218_47_fu_2957_p1;
wire   [1:0] add_ln886_45_fu_3465_p2;
wire   [1:0] zext_ln218_48_fu_2966_p1;
wire   [1:0] zext_ln218_49_fu_2975_p1;
wire   [1:0] add_ln886_46_fu_3475_p2;
wire   [2:0] zext_ln886_43_fu_3481_p1;
wire   [2:0] zext_ln886_42_fu_3471_p1;
wire   [2:0] add_ln886_47_fu_3485_p2;
wire   [1:0] zext_ln218_50_fu_2984_p1;
wire   [1:0] zext_ln218_51_fu_2993_p1;
wire   [1:0] add_ln886_48_fu_3495_p2;
wire   [1:0] zext_ln218_52_fu_3002_p1;
wire   [1:0] zext_ln218_53_fu_3011_p1;
wire   [1:0] add_ln886_49_fu_3505_p2;
wire   [2:0] zext_ln886_46_fu_3511_p1;
wire   [2:0] zext_ln886_45_fu_3501_p1;
wire   [2:0] add_ln886_50_fu_3515_p2;
wire   [3:0] zext_ln886_47_fu_3521_p1;
wire   [3:0] zext_ln886_44_fu_3491_p1;
wire   [3:0] add_ln886_51_fu_3525_p2;
wire   [1:0] zext_ln218_54_fu_3020_p1;
wire   [1:0] zext_ln218_55_fu_3029_p1;
wire   [1:0] add_ln886_52_fu_3535_p2;
wire   [1:0] zext_ln218_56_fu_3038_p1;
wire   [1:0] zext_ln218_57_fu_3047_p1;
wire   [1:0] add_ln886_53_fu_3545_p2;
wire   [2:0] zext_ln886_50_fu_3551_p1;
wire   [2:0] zext_ln886_49_fu_3541_p1;
wire   [2:0] add_ln886_54_fu_3555_p2;
wire   [1:0] zext_ln218_58_fu_3056_p1;
wire   [1:0] zext_ln218_59_fu_3065_p1;
wire   [1:0] add_ln886_55_fu_3565_p2;
wire   [1:0] zext_ln218_60_fu_3074_p1;
wire   [1:0] zext_ln886_fu_3083_p1;
wire   [1:0] add_ln886_56_fu_3575_p2;
wire   [2:0] zext_ln886_53_fu_3581_p1;
wire   [2:0] zext_ln886_52_fu_3571_p1;
wire   [2:0] add_ln886_57_fu_3585_p2;
wire   [3:0] zext_ln886_54_fu_3591_p1;
wire   [3:0] zext_ln886_51_fu_3561_p1;
wire   [3:0] add_ln886_58_fu_3595_p2;
wire   [4:0] zext_ln886_55_fu_3601_p1;
wire   [4:0] zext_ln886_48_fu_3531_p1;
wire   [3:0] zext_ln886_10_fu_3617_p1;
wire   [3:0] zext_ln886_7_fu_3614_p1;
wire   [3:0] add_ln886_12_fu_3620_p2;
wire   [3:0] zext_ln886_4_fu_3611_p1;
wire   [3:0] add_ln886_13_fu_3626_p2;
wire   [4:0] zext_ln886_25_fu_3639_p1;
wire   [4:0] zext_ln886_18_fu_3636_p1;
wire   [4:0] add_ln886_28_fu_3642_p2;
wire   [4:0] zext_ln886_11_fu_3632_p1;
wire   [5:0] zext_ln886_56_fu_3660_p1;
wire   [5:0] zext_ln886_41_fu_3657_p1;
wire   [5:0] add_ln886_60_fu_3663_p2;
wire   [5:0] zext_ln886_26_fu_3654_p1;
wire   [5:0] result_V_fu_3669_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
wire    ap_start_int;
reg    ap_condition_3005;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_31_address0),
    .ce0(p_ZL7threshs_31_ce0),
    .q0(p_ZL7threshs_31_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_32_address0),
    .ce0(p_ZL7threshs_32_ce0),
    .q0(p_ZL7threshs_32_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_33_address0),
    .ce0(p_ZL7threshs_33_ce0),
    .q0(p_ZL7threshs_33_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_34_address0),
    .ce0(p_ZL7threshs_34_ce0),
    .q0(p_ZL7threshs_34_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_35_address0),
    .ce0(p_ZL7threshs_35_ce0),
    .q0(p_ZL7threshs_35_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_36_address0),
    .ce0(p_ZL7threshs_36_ce0),
    .q0(p_ZL7threshs_36_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_37_address0),
    .ce0(p_ZL7threshs_37_ce0),
    .q0(p_ZL7threshs_37_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_38_address0),
    .ce0(p_ZL7threshs_38_ce0),
    .q0(p_ZL7threshs_38_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_39_address0),
    .ce0(p_ZL7threshs_39_ce0),
    .q0(p_ZL7threshs_39_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_40_address0),
    .ce0(p_ZL7threshs_40_ce0),
    .q0(p_ZL7threshs_40_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_41_address0),
    .ce0(p_ZL7threshs_41_ce0),
    .q0(p_ZL7threshs_41_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_42_address0),
    .ce0(p_ZL7threshs_42_ce0),
    .q0(p_ZL7threshs_42_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_43_address0),
    .ce0(p_ZL7threshs_43_ce0),
    .q0(p_ZL7threshs_43_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_44_address0),
    .ce0(p_ZL7threshs_44_ce0),
    .q0(p_ZL7threshs_44_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_45_address0),
    .ce0(p_ZL7threshs_45_ce0),
    .q0(p_ZL7threshs_45_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_46_address0),
    .ce0(p_ZL7threshs_46_ce0),
    .q0(p_ZL7threshs_46_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_47_address0),
    .ce0(p_ZL7threshs_47_ce0),
    .q0(p_ZL7threshs_47_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_48_address0),
    .ce0(p_ZL7threshs_48_ce0),
    .q0(p_ZL7threshs_48_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_49_address0),
    .ce0(p_ZL7threshs_49_ce0),
    .q0(p_ZL7threshs_49_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_50_address0),
    .ce0(p_ZL7threshs_50_ce0),
    .q0(p_ZL7threshs_50_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_51_address0),
    .ce0(p_ZL7threshs_51_ce0),
    .q0(p_ZL7threshs_51_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_52_address0),
    .ce0(p_ZL7threshs_52_ce0),
    .q0(p_ZL7threshs_52_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_53_address0),
    .ce0(p_ZL7threshs_53_ce0),
    .q0(p_ZL7threshs_53_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_54_address0),
    .ce0(p_ZL7threshs_54_ce0),
    .q0(p_ZL7threshs_54_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_55_address0),
    .ce0(p_ZL7threshs_55_ce0),
    .q0(p_ZL7threshs_55_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_56_address0),
    .ce0(p_ZL7threshs_56_ce0),
    .q0(p_ZL7threshs_56_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_57_address0),
    .ce0(p_ZL7threshs_57_ce0),
    .q0(p_ZL7threshs_57_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_58_address0),
    .ce0(p_ZL7threshs_58_ce0),
    .q0(p_ZL7threshs_58_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_59_address0),
    .ce0(p_ZL7threshs_59_ce0),
    .q0(p_ZL7threshs_59_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_60_address0),
    .ce0(p_ZL7threshs_60_ce0),
    .q0(p_ZL7threshs_60_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_61_address0),
    .ce0(p_ZL7threshs_61_ce0),
    .q0(p_ZL7threshs_61_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_62_address0),
    .ce0(p_ZL7threshs_62_ce0),
    .q0(p_ZL7threshs_62_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_mux_2732_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 6 ),
    .din13_WIDTH( 6 ),
    .din14_WIDTH( 6 ),
    .din15_WIDTH( 6 ),
    .din16_WIDTH( 6 ),
    .din17_WIDTH( 6 ),
    .din18_WIDTH( 6 ),
    .din19_WIDTH( 6 ),
    .din20_WIDTH( 6 ),
    .din21_WIDTH( 6 ),
    .din22_WIDTH( 6 ),
    .din23_WIDTH( 6 ),
    .din24_WIDTH( 6 ),
    .din25_WIDTH( 6 ),
    .din26_WIDTH( 6 ),
    .din27_WIDTH( 32 ),
    .dout_WIDTH( 6 ))
mux_2732_6_1_1_U1(
    .din0(inputBuf_V_fu_258),
    .din1(inputBuf_V_1_fu_262),
    .din2(inputBuf_V_2_fu_266),
    .din3(inputBuf_V_3_fu_270),
    .din4(inputBuf_V_4_fu_274),
    .din5(inputBuf_V_5_fu_278),
    .din6(inputBuf_V_6_fu_282),
    .din7(inputBuf_V_7_fu_286),
    .din8(inputBuf_V_8_fu_290),
    .din9(inputBuf_V_9_fu_294),
    .din10(inputBuf_V_10_fu_298),
    .din11(inputBuf_V_11_fu_302),
    .din12(inputBuf_V_12_fu_306),
    .din13(inputBuf_V_13_fu_310),
    .din14(inputBuf_V_14_fu_314),
    .din15(inputBuf_V_15_fu_318),
    .din16(inputBuf_V_16_fu_322),
    .din17(inputBuf_V_17_fu_326),
    .din18(inputBuf_V_18_fu_330),
    .din19(inputBuf_V_19_fu_334),
    .din20(inputBuf_V_20_fu_338),
    .din21(inputBuf_V_21_fu_342),
    .din22(inputBuf_V_22_fu_346),
    .din23(inputBuf_V_23_fu_350),
    .din24(inputBuf_V_24_fu_354),
    .din25(inputBuf_V_25_fu_358),
    .din26(inputBuf_V_26_fu_362),
    .din27(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_1392_p29)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_mul_6s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6s_12_1_1_U2(
    .din0(ap_phi_reg_pp0_iter1_inElem_reg_1208),
    .din1(tmp_4_reg_3920),
    .dout(ret_V_fu_1670_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1208 <= tmp_fu_1392_p29;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd15)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd17)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd18)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd19)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd20)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd21)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd22)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd23)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd24)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd25)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((((((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd30)) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd31))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd29))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd28))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd27))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd26)))))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1208 <= tmp_3_fu_1452_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1208 <= ap_phi_reg_pp0_iter0_inElem_reg_1208;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3005)) begin
        if ((icmp_ln248_fu_1287_p2 == 1'd0)) begin
            i_fu_250 <= i_2_fu_1293_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_250 <= 19'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3005)) begin
        if (((icmp_ln248_fu_1287_p2 == 1'd0) & (icmp_ln289_fu_1614_p2 == 1'd1))) begin
            nf_1_fu_366 <= nf_2_fu_1640_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_366 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3005)) begin
        if (((icmp_ln248_fu_1287_p2 == 1'd0) & (icmp_ln289_fu_1614_p2 == 1'd1))) begin
            sf_fu_246 <= 32'd0;
        end else if (((icmp_ln248_fu_1287_p2 == 1'd0) & (icmp_ln289_fu_1614_p2 == 1'd0))) begin
            sf_fu_246 <= sf_1_fu_1608_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_246 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3872_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_254 <= accu_V_fu_1755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln289_reg_3930_pp0_iter2_reg == 1'd1) & (icmp_ln248_reg_3872_pp0_iter2_reg == 1'd0))) begin
        add_ln886_11_reg_4584 <= add_ln886_11_fu_3181_p2;
        add_ln886_20_reg_4589 <= add_ln886_20_fu_3247_p2;
        add_ln886_27_reg_4594 <= add_ln886_27_fu_3313_p2;
        add_ln886_44_reg_4599 <= add_ln886_44_fu_3459_p2;
        add_ln886_59_reg_4604 <= add_ln886_59_fu_3605_p2;
        add_ln886_5_reg_4574 <= add_ln886_5_fu_3129_p2;
        add_ln886_8_reg_4579 <= add_ln886_8_fu_3155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln289_reg_3930_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_3872_pp0_iter3_reg == 1'd0))) begin
        add_ln886_29_reg_4609 <= add_ln886_29_fu_3648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        add_ln886_44_reg_4599_pp0_iter4_reg <= add_ln886_44_reg_4599;
        add_ln886_59_reg_4604_pp0_iter4_reg <= add_ln886_59_reg_4604;
        icmp_ln248_reg_3872_pp0_iter4_reg <= icmp_ln248_reg_3872_pp0_iter3_reg;
        icmp_ln289_reg_3930_pp0_iter4_reg <= icmp_ln289_reg_3930_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_3872 <= icmp_ln248_fu_1287_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_3872_pp0_iter1_reg <= icmp_ln248_reg_3872;
        icmp_ln271_reg_3925_pp0_iter1_reg <= icmp_ln271_reg_3925;
        icmp_ln289_reg_3930_pp0_iter1_reg <= icmp_ln289_reg_3930;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_3872_pp0_iter2_reg <= icmp_ln248_reg_3872_pp0_iter1_reg;
        icmp_ln289_reg_3930_pp0_iter2_reg <= icmp_ln289_reg_3930_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln248_reg_3872_pp0_iter3_reg <= icmp_ln248_reg_3872_pp0_iter2_reg;
        icmp_ln289_reg_3930_pp0_iter3_reg <= icmp_ln289_reg_3930_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln289_reg_3930_pp0_iter1_reg == 1'd1) & (icmp_ln248_reg_3872_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1085_10_reg_4309 <= icmp_ln1085_10_fu_1881_p2;
        icmp_ln1085_11_reg_4314 <= icmp_ln1085_11_fu_1891_p2;
        icmp_ln1085_12_reg_4319 <= icmp_ln1085_12_fu_1905_p2;
        icmp_ln1085_13_reg_4324 <= icmp_ln1085_13_fu_1919_p2;
        icmp_ln1085_14_reg_4329 <= icmp_ln1085_14_fu_1933_p2;
        icmp_ln1085_15_reg_4334 <= icmp_ln1085_15_fu_1947_p2;
        icmp_ln1085_16_reg_4339 <= icmp_ln1085_16_fu_1957_p2;
        icmp_ln1085_17_reg_4344 <= icmp_ln1085_17_fu_1967_p2;
        icmp_ln1085_18_reg_4349 <= icmp_ln1085_18_fu_1977_p2;
        icmp_ln1085_19_reg_4354 <= icmp_ln1085_19_fu_1987_p2;
        icmp_ln1085_1_reg_4264 <= icmp_ln1085_1_fu_1779_p2;
        icmp_ln1085_20_reg_4359 <= icmp_ln1085_20_fu_1997_p2;
        icmp_ln1085_21_reg_4364 <= icmp_ln1085_21_fu_2007_p2;
        icmp_ln1085_22_reg_4369 <= icmp_ln1085_22_fu_2017_p2;
        icmp_ln1085_23_reg_4374 <= icmp_ln1085_23_fu_2027_p2;
        icmp_ln1085_24_reg_4379 <= icmp_ln1085_24_fu_2041_p2;
        icmp_ln1085_25_reg_4384 <= icmp_ln1085_25_fu_2055_p2;
        icmp_ln1085_26_reg_4389 <= icmp_ln1085_26_fu_2069_p2;
        icmp_ln1085_27_reg_4394 <= icmp_ln1085_27_fu_2083_p2;
        icmp_ln1085_28_reg_4399 <= icmp_ln1085_28_fu_2097_p2;
        icmp_ln1085_29_reg_4404 <= icmp_ln1085_29_fu_2111_p2;
        icmp_ln1085_2_reg_4269 <= icmp_ln1085_2_fu_1789_p2;
        icmp_ln1085_30_reg_4409 <= icmp_ln1085_30_fu_2125_p2;
        icmp_ln1085_31_reg_4414 <= icmp_ln1085_31_fu_2139_p2;
        icmp_ln1085_32_reg_4419 <= icmp_ln1085_32_fu_2149_p2;
        icmp_ln1085_33_reg_4424 <= icmp_ln1085_33_fu_2159_p2;
        icmp_ln1085_34_reg_4429 <= icmp_ln1085_34_fu_2169_p2;
        icmp_ln1085_35_reg_4434 <= icmp_ln1085_35_fu_2179_p2;
        icmp_ln1085_36_reg_4439 <= icmp_ln1085_36_fu_2189_p2;
        icmp_ln1085_37_reg_4444 <= icmp_ln1085_37_fu_2199_p2;
        icmp_ln1085_38_reg_4449 <= icmp_ln1085_38_fu_2209_p2;
        icmp_ln1085_39_reg_4454 <= icmp_ln1085_39_fu_2219_p2;
        icmp_ln1085_3_reg_4274 <= icmp_ln1085_3_fu_1803_p2;
        icmp_ln1085_40_reg_4459 <= icmp_ln1085_40_fu_2229_p2;
        icmp_ln1085_41_reg_4464 <= icmp_ln1085_41_fu_2239_p2;
        icmp_ln1085_42_reg_4469 <= icmp_ln1085_42_fu_2249_p2;
        icmp_ln1085_43_reg_4474 <= icmp_ln1085_43_fu_2259_p2;
        icmp_ln1085_44_reg_4479 <= icmp_ln1085_44_fu_2269_p2;
        icmp_ln1085_45_reg_4484 <= icmp_ln1085_45_fu_2279_p2;
        icmp_ln1085_46_reg_4489 <= icmp_ln1085_46_fu_2289_p2;
        icmp_ln1085_47_reg_4494 <= icmp_ln1085_47_fu_2299_p2;
        icmp_ln1085_48_reg_4499 <= icmp_ln1085_48_fu_2313_p2;
        icmp_ln1085_49_reg_4504 <= icmp_ln1085_49_fu_2327_p2;
        icmp_ln1085_4_reg_4279 <= icmp_ln1085_4_fu_1813_p2;
        icmp_ln1085_50_reg_4509 <= icmp_ln1085_50_fu_2341_p2;
        icmp_ln1085_51_reg_4514 <= icmp_ln1085_51_fu_2355_p2;
        icmp_ln1085_52_reg_4519 <= icmp_ln1085_52_fu_2369_p2;
        icmp_ln1085_53_reg_4524 <= icmp_ln1085_53_fu_2383_p2;
        icmp_ln1085_54_reg_4529 <= icmp_ln1085_54_fu_2397_p2;
        icmp_ln1085_55_reg_4534 <= icmp_ln1085_55_fu_2411_p2;
        icmp_ln1085_56_reg_4539 <= icmp_ln1085_56_fu_2425_p2;
        icmp_ln1085_57_reg_4544 <= icmp_ln1085_57_fu_2439_p2;
        icmp_ln1085_58_reg_4549 <= icmp_ln1085_58_fu_2453_p2;
        icmp_ln1085_59_reg_4554 <= icmp_ln1085_59_fu_2467_p2;
        icmp_ln1085_5_reg_4284 <= icmp_ln1085_5_fu_1823_p2;
        icmp_ln1085_60_reg_4559 <= icmp_ln1085_60_fu_2481_p2;
        icmp_ln1085_61_reg_4564 <= icmp_ln1085_61_fu_2495_p2;
        icmp_ln1085_62_reg_4569 <= icmp_ln1085_62_fu_2509_p2;
        icmp_ln1085_6_reg_4289 <= icmp_ln1085_6_fu_1837_p2;
        icmp_ln1085_7_reg_4294 <= icmp_ln1085_7_fu_1851_p2;
        icmp_ln1085_8_reg_4299 <= icmp_ln1085_8_fu_1861_p2;
        icmp_ln1085_9_reg_4304 <= icmp_ln1085_9_fu_1871_p2;
        icmp_ln1085_reg_4259 <= icmp_ln1085_fu_1765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0))) begin
        icmp_ln271_reg_3925 <= icmp_ln271_fu_1602_p2;
        icmp_ln289_reg_3930 <= icmp_ln289_fu_1614_p2;
        tmp_4_reg_3920 <= tmp_4_fu_1598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd10))) begin
        inputBuf_V_10_fu_298 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd11))) begin
        inputBuf_V_11_fu_302 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd12))) begin
        inputBuf_V_12_fu_306 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd13))) begin
        inputBuf_V_13_fu_310 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd14))) begin
        inputBuf_V_14_fu_314 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd15))) begin
        inputBuf_V_15_fu_318 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd16))) begin
        inputBuf_V_16_fu_322 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd17))) begin
        inputBuf_V_17_fu_326 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd18))) begin
        inputBuf_V_18_fu_330 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd19))) begin
        inputBuf_V_19_fu_334 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd1))) begin
        inputBuf_V_1_fu_262 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd20))) begin
        inputBuf_V_20_fu_338 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd21))) begin
        inputBuf_V_21_fu_342 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd22))) begin
        inputBuf_V_22_fu_346 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd23))) begin
        inputBuf_V_23_fu_350 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd24))) begin
        inputBuf_V_24_fu_354 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd25))) begin
        inputBuf_V_25_fu_358 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((((((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd30)) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd31))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd29))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd28))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd27))) | ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd26))))) begin
        inputBuf_V_26_fu_362 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd2))) begin
        inputBuf_V_2_fu_266 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd3))) begin
        inputBuf_V_3_fu_270 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd4))) begin
        inputBuf_V_4_fu_274 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd5))) begin
        inputBuf_V_5_fu_278 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd6))) begin
        inputBuf_V_6_fu_282 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd7))) begin
        inputBuf_V_7_fu_286 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd8))) begin
        inputBuf_V_8_fu_290 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd9))) begin
        inputBuf_V_9_fu_294 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln252_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (trunc_ln256_fu_1456_p1 == 5'd0))) begin
        inputBuf_V_fu_258 <= tmp_3_fu_1452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (icmp_ln289_fu_1614_p2 == 1'd1))) begin
        nf_1_load_reg_3934 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_3872_pp0_iter0_reg == 1'd0))) begin
        ret_V_reg_3939 <= ret_V_fu_1670_p2;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 19'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_250;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_366;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_366;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_246;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_246;
    end
end

always @ (*) begin
    if (((ap_predicate_op87_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op87_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (ap_predicate_op766_write_state6 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_predicate_op766_write_state6 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_31_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_32_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_33_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_34_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_35_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_36_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_37_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_38_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_39_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_40_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_41_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_42_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_43_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_44_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_45_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_46_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_47_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_48_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_49_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_50_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_51_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_52_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_53_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_54_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_55_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_56_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_57_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_58_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_59_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_60_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_61_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_62_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1287_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else if (((~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln248_reg_3872_pp0_iter4_reg == 1'd1)) | (~((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1755_p2 = ($signed(select_ln271_fu_1745_p3) + $signed(sext_ln886_fu_1752_p1));

assign add_ln886_10_fu_3171_p2 = (zext_ln218_12_fu_2642_p1 + zext_ln218_13_fu_2651_p1);

assign add_ln886_11_fu_3181_p2 = (zext_ln886_9_fu_3177_p1 + zext_ln886_8_fu_3167_p1);

assign add_ln886_12_fu_3620_p2 = (zext_ln886_10_fu_3617_p1 + zext_ln886_7_fu_3614_p1);

assign add_ln886_13_fu_3626_p2 = (add_ln886_12_fu_3620_p2 + zext_ln886_4_fu_3611_p1);

assign add_ln886_14_fu_3187_p2 = (zext_ln218_14_fu_2660_p1 + zext_ln218_15_fu_2669_p1);

assign add_ln886_15_fu_3197_p2 = (zext_ln218_16_fu_2678_p1 + zext_ln218_17_fu_2687_p1);

assign add_ln886_16_fu_3207_p2 = (zext_ln886_13_fu_3203_p1 + zext_ln886_12_fu_3193_p1);

assign add_ln886_17_fu_3217_p2 = (zext_ln218_18_fu_2696_p1 + zext_ln218_19_fu_2705_p1);

assign add_ln886_18_fu_3227_p2 = (zext_ln218_20_fu_2714_p1 + zext_ln218_21_fu_2723_p1);

assign add_ln886_19_fu_3237_p2 = (zext_ln886_16_fu_3233_p1 + zext_ln886_15_fu_3223_p1);

assign add_ln886_1_fu_3093_p2 = (add_ln886_fu_3087_p2 + zext_ln218_fu_2534_p1);

assign add_ln886_20_fu_3247_p2 = (zext_ln886_17_fu_3243_p1 + zext_ln886_14_fu_3213_p1);

assign add_ln886_21_fu_3253_p2 = (zext_ln218_22_fu_2732_p1 + zext_ln218_23_fu_2741_p1);

assign add_ln886_22_fu_3263_p2 = (zext_ln218_24_fu_2750_p1 + zext_ln218_25_fu_2759_p1);

assign add_ln886_23_fu_3273_p2 = (zext_ln886_20_fu_3269_p1 + zext_ln886_19_fu_3259_p1);

assign add_ln886_24_fu_3283_p2 = (zext_ln218_26_fu_2768_p1 + zext_ln218_27_fu_2777_p1);

assign add_ln886_25_fu_3293_p2 = (zext_ln218_28_fu_2786_p1 + zext_ln218_29_fu_2795_p1);

assign add_ln886_26_fu_3303_p2 = (zext_ln886_23_fu_3299_p1 + zext_ln886_22_fu_3289_p1);

assign add_ln886_27_fu_3313_p2 = (zext_ln886_24_fu_3309_p1 + zext_ln886_21_fu_3279_p1);

assign add_ln886_28_fu_3642_p2 = (zext_ln886_25_fu_3639_p1 + zext_ln886_18_fu_3636_p1);

assign add_ln886_29_fu_3648_p2 = (add_ln886_28_fu_3642_p2 + zext_ln886_11_fu_3632_p1);

assign add_ln886_2_fu_3103_p2 = (zext_ln218_2_fu_2552_p1 + zext_ln218_3_fu_2561_p1);

assign add_ln886_30_fu_3319_p2 = (zext_ln218_30_fu_2804_p1 + zext_ln218_31_fu_2813_p1);

assign add_ln886_31_fu_3329_p2 = (zext_ln218_32_fu_2822_p1 + zext_ln218_33_fu_2831_p1);

assign add_ln886_32_fu_3339_p2 = (zext_ln886_28_fu_3335_p1 + zext_ln886_27_fu_3325_p1);

assign add_ln886_33_fu_3349_p2 = (zext_ln218_34_fu_2840_p1 + zext_ln218_35_fu_2849_p1);

assign add_ln886_34_fu_3359_p2 = (zext_ln218_36_fu_2858_p1 + zext_ln218_37_fu_2867_p1);

assign add_ln886_35_fu_3369_p2 = (zext_ln886_31_fu_3365_p1 + zext_ln886_30_fu_3355_p1);

assign add_ln886_36_fu_3379_p2 = (zext_ln886_32_fu_3375_p1 + zext_ln886_29_fu_3345_p1);

assign add_ln886_37_fu_3389_p2 = (zext_ln218_38_fu_2876_p1 + zext_ln218_39_fu_2885_p1);

assign add_ln886_38_fu_3399_p2 = (zext_ln218_40_fu_2894_p1 + zext_ln218_41_fu_2903_p1);

assign add_ln886_39_fu_3409_p2 = (zext_ln886_35_fu_3405_p1 + zext_ln886_34_fu_3395_p1);

assign add_ln886_3_fu_3113_p2 = (zext_ln218_4_fu_2570_p1 + zext_ln218_5_fu_2579_p1);

assign add_ln886_40_fu_3419_p2 = (zext_ln218_42_fu_2912_p1 + zext_ln218_43_fu_2921_p1);

assign add_ln886_41_fu_3429_p2 = (zext_ln218_44_fu_2930_p1 + zext_ln218_45_fu_2939_p1);

assign add_ln886_42_fu_3439_p2 = (zext_ln886_38_fu_3435_p1 + zext_ln886_37_fu_3425_p1);

assign add_ln886_43_fu_3449_p2 = (zext_ln886_39_fu_3445_p1 + zext_ln886_36_fu_3415_p1);

assign add_ln886_44_fu_3459_p2 = (zext_ln886_40_fu_3455_p1 + zext_ln886_33_fu_3385_p1);

assign add_ln886_45_fu_3465_p2 = (zext_ln218_46_fu_2948_p1 + zext_ln218_47_fu_2957_p1);

assign add_ln886_46_fu_3475_p2 = (zext_ln218_48_fu_2966_p1 + zext_ln218_49_fu_2975_p1);

assign add_ln886_47_fu_3485_p2 = (zext_ln886_43_fu_3481_p1 + zext_ln886_42_fu_3471_p1);

assign add_ln886_48_fu_3495_p2 = (zext_ln218_50_fu_2984_p1 + zext_ln218_51_fu_2993_p1);

assign add_ln886_49_fu_3505_p2 = (zext_ln218_52_fu_3002_p1 + zext_ln218_53_fu_3011_p1);

assign add_ln886_4_fu_3123_p2 = (zext_ln886_3_fu_3119_p1 + zext_ln886_2_fu_3109_p1);

assign add_ln886_50_fu_3515_p2 = (zext_ln886_46_fu_3511_p1 + zext_ln886_45_fu_3501_p1);

assign add_ln886_51_fu_3525_p2 = (zext_ln886_47_fu_3521_p1 + zext_ln886_44_fu_3491_p1);

assign add_ln886_52_fu_3535_p2 = (zext_ln218_54_fu_3020_p1 + zext_ln218_55_fu_3029_p1);

assign add_ln886_53_fu_3545_p2 = (zext_ln218_56_fu_3038_p1 + zext_ln218_57_fu_3047_p1);

assign add_ln886_54_fu_3555_p2 = (zext_ln886_50_fu_3551_p1 + zext_ln886_49_fu_3541_p1);

assign add_ln886_55_fu_3565_p2 = (zext_ln218_58_fu_3056_p1 + zext_ln218_59_fu_3065_p1);

assign add_ln886_56_fu_3575_p2 = (zext_ln218_60_fu_3074_p1 + zext_ln886_fu_3083_p1);

assign add_ln886_57_fu_3585_p2 = (zext_ln886_53_fu_3581_p1 + zext_ln886_52_fu_3571_p1);

assign add_ln886_58_fu_3595_p2 = (zext_ln886_54_fu_3591_p1 + zext_ln886_51_fu_3561_p1);

assign add_ln886_59_fu_3605_p2 = (zext_ln886_55_fu_3601_p1 + zext_ln886_48_fu_3531_p1);

assign add_ln886_5_fu_3129_p2 = (add_ln886_4_fu_3123_p2 + zext_ln886_1_fu_3099_p1);

assign add_ln886_60_fu_3663_p2 = (zext_ln886_56_fu_3660_p1 + zext_ln886_41_fu_3657_p1);

assign add_ln886_6_fu_3135_p2 = (zext_ln218_6_fu_2588_p1 + zext_ln218_7_fu_2597_p1);

assign add_ln886_7_fu_3145_p2 = (zext_ln218_8_fu_2606_p1 + zext_ln218_9_fu_2615_p1);

assign add_ln886_8_fu_3155_p2 = (zext_ln886_6_fu_3151_p1 + zext_ln886_5_fu_3141_p1);

assign add_ln886_9_fu_3161_p2 = (zext_ln218_10_fu_2624_p1 + zext_ln218_11_fu_2633_p1);

assign add_ln886_fu_3087_p2 = (zext_ln215_fu_2525_p1 + zext_ln218_1_fu_2543_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_3005 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1287_p2 == 1'd0)) | ((ap_predicate_op87_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((ap_predicate_op766_write_state6 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_1208 = 'bx;

always @ (*) begin
    ap_predicate_op766_write_state6 = ((icmp_ln289_reg_3930_pp0_iter4_reg == 1'd1) & (icmp_ln248_reg_3872_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_read_state1 = ((icmp_ln252_fu_1302_p2 == 1'd1) & (icmp_ln248_fu_1287_p2 == 1'd0));
end

assign i_2_fu_1293_p2 = (ap_sig_allocacmp_i_1 + 19'd1);

assign icmp_ln1085_10_fu_1881_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_10_fu_1877_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1891_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_11_fu_1887_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1905_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_12_fu_1901_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1919_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_13_fu_1915_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1933_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_14_fu_1929_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1947_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_15_fu_1943_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1957_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_16_fu_1953_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1967_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_17_fu_1963_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1977_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_18_fu_1973_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1987_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_19_fu_1983_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1779_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_1_fu_1775_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1997_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_20_fu_1993_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_2007_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_21_fu_2003_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_2017_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_22_fu_2013_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_2027_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_23_fu_2023_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_2041_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_24_fu_2037_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_2055_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_25_fu_2051_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_2069_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_26_fu_2065_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_2083_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_27_fu_2079_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_2097_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_28_fu_2093_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_2111_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_29_fu_2107_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1789_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_2_fu_1785_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_2125_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_30_fu_2121_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_31_fu_2139_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_31_fu_2135_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_32_fu_2149_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_32_fu_2145_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_33_fu_2159_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_33_fu_2155_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_34_fu_2169_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_34_fu_2165_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_35_fu_2179_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_35_fu_2175_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_36_fu_2189_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_36_fu_2185_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_37_fu_2199_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_37_fu_2195_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_38_fu_2209_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_38_fu_2205_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_39_fu_2219_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_39_fu_2215_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1803_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_3_fu_1799_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_40_fu_2229_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_40_fu_2225_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_41_fu_2239_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_41_fu_2235_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_42_fu_2249_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_42_fu_2245_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_43_fu_2259_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_43_fu_2255_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_44_fu_2269_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_44_fu_2265_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_45_fu_2279_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_45_fu_2275_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_46_fu_2289_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_46_fu_2285_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_47_fu_2299_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_47_fu_2295_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_48_fu_2313_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_48_fu_2309_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_49_fu_2327_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_49_fu_2323_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1813_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_4_fu_1809_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_50_fu_2341_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_50_fu_2337_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_51_fu_2355_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_51_fu_2351_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_52_fu_2369_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_52_fu_2365_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_53_fu_2383_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_53_fu_2379_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_54_fu_2397_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_54_fu_2393_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_55_fu_2411_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_55_fu_2407_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_56_fu_2425_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_56_fu_2421_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_57_fu_2439_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_57_fu_2435_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_58_fu_2453_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_58_fu_2449_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_59_fu_2467_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_59_fu_2463_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1823_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_5_fu_1819_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_60_fu_2481_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_60_fu_2477_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_61_fu_2495_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_61_fu_2491_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_62_fu_2509_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_62_fu_2505_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1837_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_6_fu_1833_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1851_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_7_fu_1847_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1861_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_8_fu_1857_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1871_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_9_fu_1867_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1765_p2 = (($signed(accu_V_fu_1755_p2) < $signed(zext_ln1085_fu_1761_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_1287_p2 = ((ap_sig_allocacmp_i_1 == 19'd442368) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_3872_pp0_iter0_reg = icmp_ln248_reg_3872;

assign icmp_ln252_fu_1302_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1602_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1614_p2 = ((sf_1_fu_1608_p2 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1634_p2 = ((nf_fu_1628_p2 == 32'd16) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1676_p1 = nf_1_load_reg_3934;

assign nf_2_fu_1640_p3 = ((icmp_ln301_fu_1634_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1628_p2);

assign nf_fu_1628_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_fu_3669_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_31_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_32_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_33_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_34_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_35_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_36_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_37_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_38_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_39_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_40_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_41_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_42_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_43_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_44_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_45_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_46_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_47_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_48_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_49_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_50_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_51_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_52_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_53_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_54_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_55_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_56_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_57_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_58_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_59_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_60_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_61_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_62_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1676_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1676_p1;

assign result_V_1_fu_2520_p2 = (icmp_ln1085_reg_4259 ^ 1'd1);

assign result_V_fu_3669_p2 = (add_ln886_60_fu_3663_p2 + zext_ln886_26_fu_3654_p1);

assign select_ln271_fu_1745_p3 = ((icmp_ln271_reg_3925_pp0_iter1_reg[0:0] == 1'b1) ? 16'd0 : accu_V_1_fu_254);

assign sext_ln1085_10_fu_2061_p1 = $signed(p_ZL7threshs_26_q0);

assign sext_ln1085_11_fu_2075_p1 = $signed(p_ZL7threshs_27_q0);

assign sext_ln1085_12_fu_2089_p1 = $signed(p_ZL7threshs_28_q0);

assign sext_ln1085_13_fu_2103_p1 = $signed(p_ZL7threshs_29_q0);

assign sext_ln1085_14_fu_2117_p1 = $signed(p_ZL7threshs_30_q0);

assign sext_ln1085_15_fu_2131_p1 = $signed(p_ZL7threshs_31_q0);

assign sext_ln1085_16_fu_2305_p1 = $signed(p_ZL7threshs_48_q0);

assign sext_ln1085_17_fu_2319_p1 = $signed(p_ZL7threshs_49_q0);

assign sext_ln1085_18_fu_2333_p1 = $signed(p_ZL7threshs_50_q0);

assign sext_ln1085_19_fu_2347_p1 = $signed(p_ZL7threshs_51_q0);

assign sext_ln1085_1_fu_1795_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1085_20_fu_2361_p1 = $signed(p_ZL7threshs_52_q0);

assign sext_ln1085_21_fu_2375_p1 = $signed(p_ZL7threshs_53_q0);

assign sext_ln1085_22_fu_2389_p1 = $signed(p_ZL7threshs_54_q0);

assign sext_ln1085_23_fu_2403_p1 = $signed(p_ZL7threshs_55_q0);

assign sext_ln1085_24_fu_2417_p1 = $signed(p_ZL7threshs_56_q0);

assign sext_ln1085_25_fu_2431_p1 = $signed(p_ZL7threshs_57_q0);

assign sext_ln1085_26_fu_2445_p1 = $signed(p_ZL7threshs_58_q0);

assign sext_ln1085_27_fu_2459_p1 = $signed(p_ZL7threshs_59_q0);

assign sext_ln1085_28_fu_2473_p1 = $signed(p_ZL7threshs_60_q0);

assign sext_ln1085_29_fu_2487_p1 = $signed(p_ZL7threshs_61_q0);

assign sext_ln1085_2_fu_1829_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1085_30_fu_2501_p1 = $signed(p_ZL7threshs_62_q0);

assign sext_ln1085_3_fu_1843_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_4_fu_1897_p1 = $signed(p_ZL7threshs_12_q0);

assign sext_ln1085_5_fu_1911_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln1085_6_fu_1925_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln1085_7_fu_1939_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_8_fu_2033_p1 = $signed(p_ZL7threshs_24_q0);

assign sext_ln1085_9_fu_2047_p1 = $signed(p_ZL7threshs_25_q0);

assign sext_ln1085_fu_1771_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln886_fu_1752_p1 = ret_V_reg_3939;

assign sf_1_fu_1608_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_3_fu_1452_p1 = in0_V_TDATA[5:0];

assign tmp_4_fu_1598_p1 = weights_V_TDATA[5:0];

assign trunc_ln256_fu_1456_p1 = ap_sig_allocacmp_sf_load[4:0];

assign xor_ln1085_10_fu_2619_p2 = (icmp_ln1085_11_reg_4314 ^ 1'd1);

assign xor_ln1085_11_fu_2628_p2 = (icmp_ln1085_12_reg_4319 ^ 1'd1);

assign xor_ln1085_12_fu_2637_p2 = (icmp_ln1085_13_reg_4324 ^ 1'd1);

assign xor_ln1085_13_fu_2646_p2 = (icmp_ln1085_14_reg_4329 ^ 1'd1);

assign xor_ln1085_14_fu_2655_p2 = (icmp_ln1085_15_reg_4334 ^ 1'd1);

assign xor_ln1085_15_fu_2664_p2 = (icmp_ln1085_16_reg_4339 ^ 1'd1);

assign xor_ln1085_16_fu_2673_p2 = (icmp_ln1085_17_reg_4344 ^ 1'd1);

assign xor_ln1085_17_fu_2682_p2 = (icmp_ln1085_18_reg_4349 ^ 1'd1);

assign xor_ln1085_18_fu_2691_p2 = (icmp_ln1085_19_reg_4354 ^ 1'd1);

assign xor_ln1085_19_fu_2700_p2 = (icmp_ln1085_20_reg_4359 ^ 1'd1);

assign xor_ln1085_1_fu_2538_p2 = (icmp_ln1085_2_reg_4269 ^ 1'd1);

assign xor_ln1085_20_fu_2709_p2 = (icmp_ln1085_21_reg_4364 ^ 1'd1);

assign xor_ln1085_21_fu_2718_p2 = (icmp_ln1085_22_reg_4369 ^ 1'd1);

assign xor_ln1085_22_fu_2727_p2 = (icmp_ln1085_23_reg_4374 ^ 1'd1);

assign xor_ln1085_23_fu_2736_p2 = (icmp_ln1085_24_reg_4379 ^ 1'd1);

assign xor_ln1085_24_fu_2745_p2 = (icmp_ln1085_25_reg_4384 ^ 1'd1);

assign xor_ln1085_25_fu_2754_p2 = (icmp_ln1085_26_reg_4389 ^ 1'd1);

assign xor_ln1085_26_fu_2763_p2 = (icmp_ln1085_27_reg_4394 ^ 1'd1);

assign xor_ln1085_27_fu_2772_p2 = (icmp_ln1085_28_reg_4399 ^ 1'd1);

assign xor_ln1085_28_fu_2781_p2 = (icmp_ln1085_29_reg_4404 ^ 1'd1);

assign xor_ln1085_29_fu_2790_p2 = (icmp_ln1085_30_reg_4409 ^ 1'd1);

assign xor_ln1085_2_fu_2547_p2 = (icmp_ln1085_3_reg_4274 ^ 1'd1);

assign xor_ln1085_30_fu_2799_p2 = (icmp_ln1085_31_reg_4414 ^ 1'd1);

assign xor_ln1085_31_fu_2808_p2 = (icmp_ln1085_32_reg_4419 ^ 1'd1);

assign xor_ln1085_32_fu_2817_p2 = (icmp_ln1085_33_reg_4424 ^ 1'd1);

assign xor_ln1085_33_fu_2826_p2 = (icmp_ln1085_34_reg_4429 ^ 1'd1);

assign xor_ln1085_34_fu_2835_p2 = (icmp_ln1085_35_reg_4434 ^ 1'd1);

assign xor_ln1085_35_fu_2844_p2 = (icmp_ln1085_36_reg_4439 ^ 1'd1);

assign xor_ln1085_36_fu_2853_p2 = (icmp_ln1085_37_reg_4444 ^ 1'd1);

assign xor_ln1085_37_fu_2862_p2 = (icmp_ln1085_38_reg_4449 ^ 1'd1);

assign xor_ln1085_38_fu_2871_p2 = (icmp_ln1085_39_reg_4454 ^ 1'd1);

assign xor_ln1085_39_fu_2880_p2 = (icmp_ln1085_40_reg_4459 ^ 1'd1);

assign xor_ln1085_3_fu_2556_p2 = (icmp_ln1085_4_reg_4279 ^ 1'd1);

assign xor_ln1085_40_fu_2889_p2 = (icmp_ln1085_41_reg_4464 ^ 1'd1);

assign xor_ln1085_41_fu_2898_p2 = (icmp_ln1085_42_reg_4469 ^ 1'd1);

assign xor_ln1085_42_fu_2907_p2 = (icmp_ln1085_43_reg_4474 ^ 1'd1);

assign xor_ln1085_43_fu_2916_p2 = (icmp_ln1085_44_reg_4479 ^ 1'd1);

assign xor_ln1085_44_fu_2925_p2 = (icmp_ln1085_45_reg_4484 ^ 1'd1);

assign xor_ln1085_45_fu_2934_p2 = (icmp_ln1085_46_reg_4489 ^ 1'd1);

assign xor_ln1085_46_fu_2943_p2 = (icmp_ln1085_47_reg_4494 ^ 1'd1);

assign xor_ln1085_47_fu_2952_p2 = (icmp_ln1085_48_reg_4499 ^ 1'd1);

assign xor_ln1085_48_fu_2961_p2 = (icmp_ln1085_49_reg_4504 ^ 1'd1);

assign xor_ln1085_49_fu_2970_p2 = (icmp_ln1085_50_reg_4509 ^ 1'd1);

assign xor_ln1085_4_fu_2565_p2 = (icmp_ln1085_5_reg_4284 ^ 1'd1);

assign xor_ln1085_50_fu_2979_p2 = (icmp_ln1085_51_reg_4514 ^ 1'd1);

assign xor_ln1085_51_fu_2988_p2 = (icmp_ln1085_52_reg_4519 ^ 1'd1);

assign xor_ln1085_52_fu_2997_p2 = (icmp_ln1085_53_reg_4524 ^ 1'd1);

assign xor_ln1085_53_fu_3006_p2 = (icmp_ln1085_54_reg_4529 ^ 1'd1);

assign xor_ln1085_54_fu_3015_p2 = (icmp_ln1085_55_reg_4534 ^ 1'd1);

assign xor_ln1085_55_fu_3024_p2 = (icmp_ln1085_56_reg_4539 ^ 1'd1);

assign xor_ln1085_56_fu_3033_p2 = (icmp_ln1085_57_reg_4544 ^ 1'd1);

assign xor_ln1085_57_fu_3042_p2 = (icmp_ln1085_58_reg_4549 ^ 1'd1);

assign xor_ln1085_58_fu_3051_p2 = (icmp_ln1085_59_reg_4554 ^ 1'd1);

assign xor_ln1085_59_fu_3060_p2 = (icmp_ln1085_60_reg_4559 ^ 1'd1);

assign xor_ln1085_5_fu_2574_p2 = (icmp_ln1085_6_reg_4289 ^ 1'd1);

assign xor_ln1085_60_fu_3069_p2 = (icmp_ln1085_61_reg_4564 ^ 1'd1);

assign xor_ln1085_61_fu_3078_p2 = (icmp_ln1085_62_reg_4569 ^ 1'd1);

assign xor_ln1085_6_fu_2583_p2 = (icmp_ln1085_7_reg_4294 ^ 1'd1);

assign xor_ln1085_7_fu_2592_p2 = (icmp_ln1085_8_reg_4299 ^ 1'd1);

assign xor_ln1085_8_fu_2601_p2 = (icmp_ln1085_9_reg_4304 ^ 1'd1);

assign xor_ln1085_9_fu_2610_p2 = (icmp_ln1085_10_reg_4309 ^ 1'd1);

assign xor_ln1085_fu_2529_p2 = (icmp_ln1085_1_reg_4264 ^ 1'd1);

assign zext_ln1085_10_fu_1877_p1 = p_ZL7threshs_10_q0;

assign zext_ln1085_11_fu_1887_p1 = p_ZL7threshs_11_q0;

assign zext_ln1085_12_fu_1901_p1 = $unsigned(sext_ln1085_4_fu_1897_p1);

assign zext_ln1085_13_fu_1915_p1 = $unsigned(sext_ln1085_5_fu_1911_p1);

assign zext_ln1085_14_fu_1929_p1 = $unsigned(sext_ln1085_6_fu_1925_p1);

assign zext_ln1085_15_fu_1943_p1 = $unsigned(sext_ln1085_7_fu_1939_p1);

assign zext_ln1085_16_fu_1953_p1 = p_ZL7threshs_16_q0;

assign zext_ln1085_17_fu_1963_p1 = p_ZL7threshs_17_q0;

assign zext_ln1085_18_fu_1973_p1 = p_ZL7threshs_18_q0;

assign zext_ln1085_19_fu_1983_p1 = p_ZL7threshs_19_q0;

assign zext_ln1085_1_fu_1775_p1 = $unsigned(sext_ln1085_fu_1771_p1);

assign zext_ln1085_20_fu_1993_p1 = p_ZL7threshs_20_q0;

assign zext_ln1085_21_fu_2003_p1 = p_ZL7threshs_21_q0;

assign zext_ln1085_22_fu_2013_p1 = p_ZL7threshs_22_q0;

assign zext_ln1085_23_fu_2023_p1 = p_ZL7threshs_23_q0;

assign zext_ln1085_24_fu_2037_p1 = $unsigned(sext_ln1085_8_fu_2033_p1);

assign zext_ln1085_25_fu_2051_p1 = $unsigned(sext_ln1085_9_fu_2047_p1);

assign zext_ln1085_26_fu_2065_p1 = $unsigned(sext_ln1085_10_fu_2061_p1);

assign zext_ln1085_27_fu_2079_p1 = $unsigned(sext_ln1085_11_fu_2075_p1);

assign zext_ln1085_28_fu_2093_p1 = $unsigned(sext_ln1085_12_fu_2089_p1);

assign zext_ln1085_29_fu_2107_p1 = $unsigned(sext_ln1085_13_fu_2103_p1);

assign zext_ln1085_2_fu_1785_p1 = p_ZL7threshs_2_q0;

assign zext_ln1085_30_fu_2121_p1 = $unsigned(sext_ln1085_14_fu_2117_p1);

assign zext_ln1085_31_fu_2135_p1 = $unsigned(sext_ln1085_15_fu_2131_p1);

assign zext_ln1085_32_fu_2145_p1 = p_ZL7threshs_32_q0;

assign zext_ln1085_33_fu_2155_p1 = p_ZL7threshs_33_q0;

assign zext_ln1085_34_fu_2165_p1 = p_ZL7threshs_34_q0;

assign zext_ln1085_35_fu_2175_p1 = p_ZL7threshs_35_q0;

assign zext_ln1085_36_fu_2185_p1 = p_ZL7threshs_36_q0;

assign zext_ln1085_37_fu_2195_p1 = p_ZL7threshs_37_q0;

assign zext_ln1085_38_fu_2205_p1 = p_ZL7threshs_38_q0;

assign zext_ln1085_39_fu_2215_p1 = p_ZL7threshs_39_q0;

assign zext_ln1085_3_fu_1799_p1 = $unsigned(sext_ln1085_1_fu_1795_p1);

assign zext_ln1085_40_fu_2225_p1 = p_ZL7threshs_40_q0;

assign zext_ln1085_41_fu_2235_p1 = p_ZL7threshs_41_q0;

assign zext_ln1085_42_fu_2245_p1 = p_ZL7threshs_42_q0;

assign zext_ln1085_43_fu_2255_p1 = p_ZL7threshs_43_q0;

assign zext_ln1085_44_fu_2265_p1 = p_ZL7threshs_44_q0;

assign zext_ln1085_45_fu_2275_p1 = p_ZL7threshs_45_q0;

assign zext_ln1085_46_fu_2285_p1 = p_ZL7threshs_46_q0;

assign zext_ln1085_47_fu_2295_p1 = p_ZL7threshs_47_q0;

assign zext_ln1085_48_fu_2309_p1 = $unsigned(sext_ln1085_16_fu_2305_p1);

assign zext_ln1085_49_fu_2323_p1 = $unsigned(sext_ln1085_17_fu_2319_p1);

assign zext_ln1085_4_fu_1809_p1 = p_ZL7threshs_4_q0;

assign zext_ln1085_50_fu_2337_p1 = $unsigned(sext_ln1085_18_fu_2333_p1);

assign zext_ln1085_51_fu_2351_p1 = $unsigned(sext_ln1085_19_fu_2347_p1);

assign zext_ln1085_52_fu_2365_p1 = $unsigned(sext_ln1085_20_fu_2361_p1);

assign zext_ln1085_53_fu_2379_p1 = $unsigned(sext_ln1085_21_fu_2375_p1);

assign zext_ln1085_54_fu_2393_p1 = $unsigned(sext_ln1085_22_fu_2389_p1);

assign zext_ln1085_55_fu_2407_p1 = $unsigned(sext_ln1085_23_fu_2403_p1);

assign zext_ln1085_56_fu_2421_p1 = $unsigned(sext_ln1085_24_fu_2417_p1);

assign zext_ln1085_57_fu_2435_p1 = $unsigned(sext_ln1085_25_fu_2431_p1);

assign zext_ln1085_58_fu_2449_p1 = $unsigned(sext_ln1085_26_fu_2445_p1);

assign zext_ln1085_59_fu_2463_p1 = $unsigned(sext_ln1085_27_fu_2459_p1);

assign zext_ln1085_5_fu_1819_p1 = p_ZL7threshs_5_q0;

assign zext_ln1085_60_fu_2477_p1 = $unsigned(sext_ln1085_28_fu_2473_p1);

assign zext_ln1085_61_fu_2491_p1 = $unsigned(sext_ln1085_29_fu_2487_p1);

assign zext_ln1085_62_fu_2505_p1 = $unsigned(sext_ln1085_30_fu_2501_p1);

assign zext_ln1085_6_fu_1833_p1 = $unsigned(sext_ln1085_2_fu_1829_p1);

assign zext_ln1085_7_fu_1847_p1 = $unsigned(sext_ln1085_3_fu_1843_p1);

assign zext_ln1085_8_fu_1857_p1 = p_ZL7threshs_8_q0;

assign zext_ln1085_9_fu_1867_p1 = p_ZL7threshs_9_q0;

assign zext_ln1085_fu_1761_p1 = p_ZL7threshs_0_q0;

assign zext_ln215_fu_2525_p1 = result_V_1_fu_2520_p2;

assign zext_ln218_10_fu_2624_p1 = xor_ln1085_10_fu_2619_p2;

assign zext_ln218_11_fu_2633_p1 = xor_ln1085_11_fu_2628_p2;

assign zext_ln218_12_fu_2642_p1 = xor_ln1085_12_fu_2637_p2;

assign zext_ln218_13_fu_2651_p1 = xor_ln1085_13_fu_2646_p2;

assign zext_ln218_14_fu_2660_p1 = xor_ln1085_14_fu_2655_p2;

assign zext_ln218_15_fu_2669_p1 = xor_ln1085_15_fu_2664_p2;

assign zext_ln218_16_fu_2678_p1 = xor_ln1085_16_fu_2673_p2;

assign zext_ln218_17_fu_2687_p1 = xor_ln1085_17_fu_2682_p2;

assign zext_ln218_18_fu_2696_p1 = xor_ln1085_18_fu_2691_p2;

assign zext_ln218_19_fu_2705_p1 = xor_ln1085_19_fu_2700_p2;

assign zext_ln218_1_fu_2543_p1 = xor_ln1085_1_fu_2538_p2;

assign zext_ln218_20_fu_2714_p1 = xor_ln1085_20_fu_2709_p2;

assign zext_ln218_21_fu_2723_p1 = xor_ln1085_21_fu_2718_p2;

assign zext_ln218_22_fu_2732_p1 = xor_ln1085_22_fu_2727_p2;

assign zext_ln218_23_fu_2741_p1 = xor_ln1085_23_fu_2736_p2;

assign zext_ln218_24_fu_2750_p1 = xor_ln1085_24_fu_2745_p2;

assign zext_ln218_25_fu_2759_p1 = xor_ln1085_25_fu_2754_p2;

assign zext_ln218_26_fu_2768_p1 = xor_ln1085_26_fu_2763_p2;

assign zext_ln218_27_fu_2777_p1 = xor_ln1085_27_fu_2772_p2;

assign zext_ln218_28_fu_2786_p1 = xor_ln1085_28_fu_2781_p2;

assign zext_ln218_29_fu_2795_p1 = xor_ln1085_29_fu_2790_p2;

assign zext_ln218_2_fu_2552_p1 = xor_ln1085_2_fu_2547_p2;

assign zext_ln218_30_fu_2804_p1 = xor_ln1085_30_fu_2799_p2;

assign zext_ln218_31_fu_2813_p1 = xor_ln1085_31_fu_2808_p2;

assign zext_ln218_32_fu_2822_p1 = xor_ln1085_32_fu_2817_p2;

assign zext_ln218_33_fu_2831_p1 = xor_ln1085_33_fu_2826_p2;

assign zext_ln218_34_fu_2840_p1 = xor_ln1085_34_fu_2835_p2;

assign zext_ln218_35_fu_2849_p1 = xor_ln1085_35_fu_2844_p2;

assign zext_ln218_36_fu_2858_p1 = xor_ln1085_36_fu_2853_p2;

assign zext_ln218_37_fu_2867_p1 = xor_ln1085_37_fu_2862_p2;

assign zext_ln218_38_fu_2876_p1 = xor_ln1085_38_fu_2871_p2;

assign zext_ln218_39_fu_2885_p1 = xor_ln1085_39_fu_2880_p2;

assign zext_ln218_3_fu_2561_p1 = xor_ln1085_3_fu_2556_p2;

assign zext_ln218_40_fu_2894_p1 = xor_ln1085_40_fu_2889_p2;

assign zext_ln218_41_fu_2903_p1 = xor_ln1085_41_fu_2898_p2;

assign zext_ln218_42_fu_2912_p1 = xor_ln1085_42_fu_2907_p2;

assign zext_ln218_43_fu_2921_p1 = xor_ln1085_43_fu_2916_p2;

assign zext_ln218_44_fu_2930_p1 = xor_ln1085_44_fu_2925_p2;

assign zext_ln218_45_fu_2939_p1 = xor_ln1085_45_fu_2934_p2;

assign zext_ln218_46_fu_2948_p1 = xor_ln1085_46_fu_2943_p2;

assign zext_ln218_47_fu_2957_p1 = xor_ln1085_47_fu_2952_p2;

assign zext_ln218_48_fu_2966_p1 = xor_ln1085_48_fu_2961_p2;

assign zext_ln218_49_fu_2975_p1 = xor_ln1085_49_fu_2970_p2;

assign zext_ln218_4_fu_2570_p1 = xor_ln1085_4_fu_2565_p2;

assign zext_ln218_50_fu_2984_p1 = xor_ln1085_50_fu_2979_p2;

assign zext_ln218_51_fu_2993_p1 = xor_ln1085_51_fu_2988_p2;

assign zext_ln218_52_fu_3002_p1 = xor_ln1085_52_fu_2997_p2;

assign zext_ln218_53_fu_3011_p1 = xor_ln1085_53_fu_3006_p2;

assign zext_ln218_54_fu_3020_p1 = xor_ln1085_54_fu_3015_p2;

assign zext_ln218_55_fu_3029_p1 = xor_ln1085_55_fu_3024_p2;

assign zext_ln218_56_fu_3038_p1 = xor_ln1085_56_fu_3033_p2;

assign zext_ln218_57_fu_3047_p1 = xor_ln1085_57_fu_3042_p2;

assign zext_ln218_58_fu_3056_p1 = xor_ln1085_58_fu_3051_p2;

assign zext_ln218_59_fu_3065_p1 = xor_ln1085_59_fu_3060_p2;

assign zext_ln218_5_fu_2579_p1 = xor_ln1085_5_fu_2574_p2;

assign zext_ln218_60_fu_3074_p1 = xor_ln1085_60_fu_3069_p2;

assign zext_ln218_6_fu_2588_p1 = xor_ln1085_6_fu_2583_p2;

assign zext_ln218_7_fu_2597_p1 = xor_ln1085_7_fu_2592_p2;

assign zext_ln218_8_fu_2606_p1 = xor_ln1085_8_fu_2601_p2;

assign zext_ln218_9_fu_2615_p1 = xor_ln1085_9_fu_2610_p2;

assign zext_ln218_fu_2534_p1 = xor_ln1085_fu_2529_p2;

assign zext_ln886_10_fu_3617_p1 = add_ln886_11_reg_4584;

assign zext_ln886_11_fu_3632_p1 = add_ln886_13_fu_3626_p2;

assign zext_ln886_12_fu_3193_p1 = add_ln886_14_fu_3187_p2;

assign zext_ln886_13_fu_3203_p1 = add_ln886_15_fu_3197_p2;

assign zext_ln886_14_fu_3213_p1 = add_ln886_16_fu_3207_p2;

assign zext_ln886_15_fu_3223_p1 = add_ln886_17_fu_3217_p2;

assign zext_ln886_16_fu_3233_p1 = add_ln886_18_fu_3227_p2;

assign zext_ln886_17_fu_3243_p1 = add_ln886_19_fu_3237_p2;

assign zext_ln886_18_fu_3636_p1 = add_ln886_20_reg_4589;

assign zext_ln886_19_fu_3259_p1 = add_ln886_21_fu_3253_p2;

assign zext_ln886_1_fu_3099_p1 = add_ln886_1_fu_3093_p2;

assign zext_ln886_20_fu_3269_p1 = add_ln886_22_fu_3263_p2;

assign zext_ln886_21_fu_3279_p1 = add_ln886_23_fu_3273_p2;

assign zext_ln886_22_fu_3289_p1 = add_ln886_24_fu_3283_p2;

assign zext_ln886_23_fu_3299_p1 = add_ln886_25_fu_3293_p2;

assign zext_ln886_24_fu_3309_p1 = add_ln886_26_fu_3303_p2;

assign zext_ln886_25_fu_3639_p1 = add_ln886_27_reg_4594;

assign zext_ln886_26_fu_3654_p1 = add_ln886_29_reg_4609;

assign zext_ln886_27_fu_3325_p1 = add_ln886_30_fu_3319_p2;

assign zext_ln886_28_fu_3335_p1 = add_ln886_31_fu_3329_p2;

assign zext_ln886_29_fu_3345_p1 = add_ln886_32_fu_3339_p2;

assign zext_ln886_2_fu_3109_p1 = add_ln886_2_fu_3103_p2;

assign zext_ln886_30_fu_3355_p1 = add_ln886_33_fu_3349_p2;

assign zext_ln886_31_fu_3365_p1 = add_ln886_34_fu_3359_p2;

assign zext_ln886_32_fu_3375_p1 = add_ln886_35_fu_3369_p2;

assign zext_ln886_33_fu_3385_p1 = add_ln886_36_fu_3379_p2;

assign zext_ln886_34_fu_3395_p1 = add_ln886_37_fu_3389_p2;

assign zext_ln886_35_fu_3405_p1 = add_ln886_38_fu_3399_p2;

assign zext_ln886_36_fu_3415_p1 = add_ln886_39_fu_3409_p2;

assign zext_ln886_37_fu_3425_p1 = add_ln886_40_fu_3419_p2;

assign zext_ln886_38_fu_3435_p1 = add_ln886_41_fu_3429_p2;

assign zext_ln886_39_fu_3445_p1 = add_ln886_42_fu_3439_p2;

assign zext_ln886_3_fu_3119_p1 = add_ln886_3_fu_3113_p2;

assign zext_ln886_40_fu_3455_p1 = add_ln886_43_fu_3449_p2;

assign zext_ln886_41_fu_3657_p1 = add_ln886_44_reg_4599_pp0_iter4_reg;

assign zext_ln886_42_fu_3471_p1 = add_ln886_45_fu_3465_p2;

assign zext_ln886_43_fu_3481_p1 = add_ln886_46_fu_3475_p2;

assign zext_ln886_44_fu_3491_p1 = add_ln886_47_fu_3485_p2;

assign zext_ln886_45_fu_3501_p1 = add_ln886_48_fu_3495_p2;

assign zext_ln886_46_fu_3511_p1 = add_ln886_49_fu_3505_p2;

assign zext_ln886_47_fu_3521_p1 = add_ln886_50_fu_3515_p2;

assign zext_ln886_48_fu_3531_p1 = add_ln886_51_fu_3525_p2;

assign zext_ln886_49_fu_3541_p1 = add_ln886_52_fu_3535_p2;

assign zext_ln886_4_fu_3611_p1 = add_ln886_5_reg_4574;

assign zext_ln886_50_fu_3551_p1 = add_ln886_53_fu_3545_p2;

assign zext_ln886_51_fu_3561_p1 = add_ln886_54_fu_3555_p2;

assign zext_ln886_52_fu_3571_p1 = add_ln886_55_fu_3565_p2;

assign zext_ln886_53_fu_3581_p1 = add_ln886_56_fu_3575_p2;

assign zext_ln886_54_fu_3591_p1 = add_ln886_57_fu_3585_p2;

assign zext_ln886_55_fu_3601_p1 = add_ln886_58_fu_3595_p2;

assign zext_ln886_56_fu_3660_p1 = add_ln886_59_reg_4604_pp0_iter4_reg;

assign zext_ln886_5_fu_3141_p1 = add_ln886_6_fu_3135_p2;

assign zext_ln886_6_fu_3151_p1 = add_ln886_7_fu_3145_p2;

assign zext_ln886_7_fu_3614_p1 = add_ln886_8_reg_4579;

assign zext_ln886_8_fu_3167_p1 = add_ln886_9_fu_3161_p2;

assign zext_ln886_9_fu_3177_p1 = add_ln886_10_fu_3171_p2;

assign zext_ln886_fu_3083_p1 = xor_ln1085_61_fu_3078_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch
