0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sim_1/imports/new/testbench.v,1570780824,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/ADD.v,1570889022,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/AND.v,,ADD,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/AND.v,1570889033,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/MUX_Selection.v,,AND,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/MUX_Selection.v,1570888354,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/Processor.v,,MUX_Selection,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/Processor.v,1570781127,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sources_1/new/SUB.v,,Processor,,,,,,,,
,,,,C:/Users/Sanaullah/Desktop/Xilinx Project/Assignment_3/Assignment_3.srcs/sim_1/imports/new/testbench.v,,SUB,,,,,,,,
