#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 18 21:04:13 2023
# Process ID: 6700
# Current directory: D:/git/Overig/CHIP8-FPGA/Vivado/CHIP8-FPGA/CHIP8-FPGA.runs/synth_1
# Command line: vivado.exe -log chip8_cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip8_cpu.tcl
# Log file: D:/git/Overig/CHIP8-FPGA/Vivado/CHIP8-FPGA/CHIP8-FPGA.runs/synth_1/chip8_cpu.vds
# Journal file: D:/git/Overig/CHIP8-FPGA/Vivado/CHIP8-FPGA/CHIP8-FPGA.runs/synth_1\vivado.jou
# Running On: DESKTOP-MATTHIJS, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 25715 MB
#-----------------------------------------------------------
source chip8_cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 394.258 ; gain = 60.598
Command: read_checkpoint -auto_incremental -incremental D:/git/Overig/CHIP8-FPGA/Vivado/CHIP8-FPGA/CHIP8-FPGA.srcs/utils_1/imports/synth_1/chip8_cpu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/git/Overig/CHIP8-FPGA/Vivado/CHIP8-FPGA/CHIP8-FPGA.srcs/utils_1/imports/synth_1/chip8_cpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top chip8_cpu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24208
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1224.547 ; gain = 408.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chip8_cpu' [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:18]
INFO: [Synth 8-638] synthesizing module 'chip8_memory' [D:/git/Overig/CHIP8-FPGA/chip8_memory.vhd:20]
WARNING: [Synth 8-614] signal 'i_address' is read in the process but is not in the sensitivity list [D:/git/Overig/CHIP8-FPGA/chip8_memory.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'chip8_memory' (0#1) [D:/git/Overig/CHIP8-FPGA/chip8_memory.vhd:20]
INFO: [Synth 8-226] default block is never used [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:319]
WARNING: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:412]
INFO: [Synth 8-226] default block is never used [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'chip8_cpu' (0#1) [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element r_SOUND_TIMER_reg was removed.  [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element r_SOUND_TIMER_reg was removed.  [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:495]
WARNING: [Synth 8-6014] Unused sequential element o_buffer_reg was removed.  [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:148]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1456.562 ; gain = 640.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1456.562 ; gain = 640.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1456.562 ; gain = 640.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1456.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_oled_sda'. [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_oled_scl'. [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/git/Overig/CHIP8-FPGA/constraints/Arty-A7-100-chip8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chip8_cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chip8_cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1575.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1575.887 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_DRAW_reg' in module 'chip8_cpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                             0001 |                               00
           s_load_sprite |                             0010 |                               01
        s_process_sprite |                             0100 |                               10
                s_incr_y |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_DRAW_reg' using encoding 'one-hot' in module 'chip8_cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 16    
	   2 Input   31 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	             2048 Bit    Registers := 1     
	               64 Bit    Registers := 32    
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              192 Bit	(16 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 933   
	  16 Input   64 Bit        Muxes := 64    
	  13 Input   64 Bit        Muxes := 32    
	   4 Input   64 Bit        Muxes := 32    
	  13 Input   33 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 4     
	  13 Input   16 Bit        Muxes := 1     
	  16 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 4     
	  13 Input    8 Bit        Muxes := 15    
	  16 Input    8 Bit        Muxes := 15    
	   2 Input    8 Bit        Muxes := 451   
	  10 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  13 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 613   
	   3 Input    1 Bit        Muxes := 33    
	  13 Input    1 Bit        Muxes := 38    
	  16 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 16    
	  25 Input    1 Bit        Muxes := 3     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/git/Overig/CHIP8-FPGA/chip8_cpu.vhd:211]
DSP Report: Generating DSP r_SEED4, operation Mode is: (A:0x4e6d)*B.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: Generating DSP r_SEED4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: Generating DSP r_SEED4, operation Mode is: A*(B:0x4e6d).
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: Generating DSP r_SEED4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
DSP Report: operator r_SEED4 is absorbed into DSP r_SEED4.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEED_reg[31] )
INFO: [Synth 8-5546] ROM "r_DELAY_TIMER_NEW_VALUE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_DELAY_TIMER_NEW_VALUE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_SM_CPU" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design chip8_cpu__GB9 has port v_X_COOR[6] driven by constant 0
INFO: [Synth 8-3886] merging instance 'p_STATE_MACHINE.v_CARRY_reg[1]' (FDE) to 'p_STATE_MACHINE.v_CARRY_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_STATE_MACHINE.v_CARRY_reg[2]' (FDE) to 'p_STATE_MACHINE.v_CARRY_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_STATE_MACHINE.v_CARRY_reg[3]' (FDE) to 'p_STATE_MACHINE.v_CARRY_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_STATE_MACHINE.v_CARRY_reg[4]' (FDE) to 'p_STATE_MACHINE.v_CARRY_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_STATE_MACHINE.v_CARRY_reg[5]' (FDE) to 'p_STATE_MACHINE.v_CARRY_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_STATE_MACHINE.v_CARRY_reg[7]' (FDE) to 'p_STATE_MACHINE.v_CARRY_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_STATE_MACHINE.v_CARRY_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:41 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+-----------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+---------------+-----------------------+-----------+----------------------+------------------+
|chip8_cpu__GB9 | r_STACK_DATA_reg      | Implied   | 16 x 12              | RAM16X1S x 12    | 
|chip8_cpu__GB9 | MEMORY/r_RAM_DATA_reg | Implied   | 4 K x 8              | RAM256X1S x 128  | 
+---------------+-----------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|chip8_cpu__GB8 | (A:0x4e6d)*B   | 15     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|chip8_cpu__GB8 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|chip8_cpu__GB8 | A*(B:0x4e6d)   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|chip8_cpu__GB8 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:55 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:03:57 . Memory (MB): peak = 1575.887 ; gain = 759.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------+-----------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+---------------+-----------------------+-----------+----------------------+------------------+
|chip8_cpu__GB9 | r_STACK_DATA_reg      | Implied   | 16 x 12              | RAM16X1S x 12    | 
|chip8_cpu__GB9 | MEMORY/r_RAM_DATA_reg | Implied   | 4 K x 8              | RAM256X1S x 128  | 
+---------------+-----------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:04:10 . Memory (MB): peak = 1598.016 ; gain = 781.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:04:27 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:58 ; elapsed = 00:04:28 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:28 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:59 ; elapsed = 00:04:28 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:33 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:03 ; elapsed = 00:04:33 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|chip8_cpu__GB8 | A*B          | 14     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|chip8_cpu__GB8 | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|chip8_cpu__GB8 | PCIN>>17+A*B | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   359|
|3     |DSP48E1   |     3|
|4     |LUT1      |   126|
|5     |LUT2      |  1624|
|6     |LUT3      |  2041|
|7     |LUT4      |  2710|
|8     |LUT5      |  3898|
|9     |LUT6      | 12216|
|10    |MUXF7     |   328|
|11    |MUXF8     |   151|
|12    |RAM16X1S  |    12|
|13    |RAM256X1S |   128|
|14    |FDRE      |  4590|
|15    |IBUF      |    17|
|16    |OBUF      |  2048|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:03 ; elapsed = 00:04:33 . Memory (MB): peak = 1613.379 ; gain = 797.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:04:25 . Memory (MB): peak = 1613.379 ; gain = 678.008
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:34 . Memory (MB): peak = 1613.379 ; gain = 797.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1625.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 981 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'chip8_cpu' is not ideal for floorplanning, since the cellview 'chip8_cpu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1636.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

Synth Design complete, checksum: c1a658a6
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:15 ; elapsed = 00:04:46 . Memory (MB): peak = 1636.055 ; gain = 1215.004
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/git/Overig/CHIP8-FPGA/Vivado/CHIP8-FPGA/CHIP8-FPGA.runs/synth_1/chip8_cpu.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file chip8_cpu_utilization_synth.rpt -pb chip8_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 21:09:16 2023...
