* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 14 2022 09:26:12

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 265/1280
Used Logic Tile: 51/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 109
Fanout to Tile: 31


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 3 8 5 0 0 0   
15|   0 0 0 0 0 0 5 8 6 0 0 0   
14|   0 0 0 0 0 0 7 8 7 0 1 0   
13|   1 0 0 2 0 1 8 8 8 0 4 0   
12|   0 1 0 8 8 2 8 6 7 0 2 0   
11|   0 0 0 1 8 1 8 6 5 0 7 5   
10|   0 1 0 8 5 8 8 7 8 0 1 0   
 9|   0 0 0 8 5 8 2 0 0 0 8 4   
 8|   0 0 0 0 1 0 0 0 0 0 8 1   
 7|   0 0 0 0 0 1 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.20

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0 11 15 11  0  0  0    
15|     0  0  0  0  0  0 12 16 21  0  0  0    
14|     0  0  0  0  0  0 13 16 15  0  4  0    
13|     2  0  0  4  0  4 18 22 20  0 14  0    
12|     0  2  0 12 15  7 16 14 11  0  6  0    
11|     0  0  0  2 12  2 16 22  7  0 10 11    
10|     0  1  0 16 20 16 16 13  8  0  2  0    
 9|     0  0  0 17 20 17  4  0  0  0 16 16    
 8|     0  0  0  0  0  0  0  0  0  0 17  4    
 7|     0  0  0  0  0  2  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.76

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0 11 30 18  0  0  0    
15|     0  0  0  0  0  0 17 16 22  0  0  0    
14|     0  0  0  0  0  0 24 16 27  0  4  0    
13|     2  0  0  4  0  4 18 26 26  0 14  0    
12|     0  2  0 26 27  8 16 20 23  0  7  0    
11|     0  0  0  2 23  2 16 22 11  0 20 18    
10|     0  1  0 22 20 22 16 23  8  0  2  0    
 9|     0  0  0 25 20 25  5  0  0  0 22 16    
 8|     0  0  0  0  0  0  0  0  0  0 25  4    
 7|     0  0  0  0  0  2  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 15.60

***** Run Time Info *****
Run Time:  0
