{
	"route__net": 297,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 39,
	"route__wirelength__iter:1": 3837,
	"route__drc_errors__iter:2": 7,
	"route__wirelength__iter:2": 3808,
	"route__drc_errors__iter:3": 6,
	"route__wirelength__iter:3": 3800,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 3792,
	"route__drc_errors": 0,
	"route__wirelength": 3792,
	"route__vias": 1569,
	"route__vias__singlecut": 1569,
	"route__vias__multicut": 0,
	"design__io": 55,
	"design__die__area": 7237.98,
	"design__core__area": 4660.72,
	"design__instance__count": 339,
	"design__instance__area": 2697.59,
	"design__instance__count__stdcell": 339,
	"design__instance__area__stdcell": 2697.59,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.578792,
	"design__instance__utilization__stdcell": 0.578792,
	"design__instance__count__class:fill_cell": 50,
	"design__instance__count__class:tap_cell": 67,
	"design__instance__count__class:clock_buffer": 7,
	"design__instance__count__class:timing_repair_buffer": 71,
	"design__instance__count__class:inverter": 7,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 50,
	"design__instance__count__class:multi_input_combinational_cell": 136,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}