Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 16 01:39:52 2025
| Host         : Bimsara running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Driver/SlowClk/Clk_status_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: SlowClk/Clk_status_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.207        0.000                      0                  116        0.263        0.000                      0                  116        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.207        0.000                      0                  116        0.263        0.000                      0                  116        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          1.090     9.385    Driver/SlowClk/Clk_status
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    14.592    Driver/SlowClk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          1.090     9.385    Driver/SlowClk/Clk_status
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    14.592    Driver/SlowClk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          1.090     9.385    Driver/SlowClk/Clk_status
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[12]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    14.592    Driver/SlowClk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          1.090     9.385    Driver/SlowClk/Clk_status
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    14.592    Driver/SlowClk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.058ns (25.415%)  route 3.105ns (74.585%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          0.952     9.246    Driver/SlowClk/Clk_status
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.442    14.783    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    14.593    Driver/SlowClk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.058ns (25.415%)  route 3.105ns (74.585%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          0.952     9.246    Driver/SlowClk/Clk_status
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.442    14.783    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    14.593    Driver/SlowClk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.058ns (25.415%)  route 3.105ns (74.585%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          0.952     9.246    Driver/SlowClk/Clk_status
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.442    14.783    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    14.593    Driver/SlowClk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.058ns (25.415%)  route 3.105ns (74.585%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562     5.083    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.222    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.346 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.797    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.947 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.966    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.294 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          0.952     9.246    Driver/SlowClk/Clk_status
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.442    14.783    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[8]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    14.593    Driver/SlowClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.058ns (26.419%)  route 2.947ns (73.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.560     5.081    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Driver/SlowClk/count_reg[5]/Q
                         net (fo=2, routed)           0.672     6.210    Driver/SlowClk/count_reg_n_0_[5]
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.334 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.786    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.936 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.954    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.282 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          0.804     9.086    Driver/SlowClk/Clk_status
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444    14.785    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    Driver/SlowClk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 Driver/SlowClk/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.058ns (26.419%)  route 2.947ns (73.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.560     5.081    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Driver/SlowClk/count_reg[5]/Q
                         net (fo=2, routed)           0.672     6.210    Driver/SlowClk/count_reg_n_0_[5]
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.334 f  Driver/SlowClk/count[31]_i_7/O
                         net (fo=1, routed)           0.452     6.786    Driver/SlowClk/count[31]_i_7_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.150     6.936 f  Driver/SlowClk/count[31]_i_3/O
                         net (fo=2, routed)           1.019     7.954    Driver/SlowClk/count[31]_i_3_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.328     8.282 r  Driver/SlowClk/count[31]_i_1/O
                         net (fo=31, routed)          0.804     9.086    Driver/SlowClk/Clk_status
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444    14.785    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    Driver/SlowClk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Driver/SlowClk/count_reg[4]/Q
                         net (fo=2, routed)           0.119     1.703    Driver/SlowClk/count_reg_n_0_[4]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Driver/SlowClk/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.811    Driver/SlowClk/count0_carry_n_4
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.829     1.956    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Driver/SlowClk/count_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    Driver/SlowClk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/Clk_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/Clk_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.439    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Driver/SlowClk/Clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Driver/SlowClk/Clk_status_reg/Q
                         net (fo=3, routed)           0.175     1.778    Driver/SlowClk/CLK
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  Driver/SlowClk/Clk_status_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    Driver/SlowClk/Clk_status_i_1__0_n_0
    SLICE_X54Y22         FDRE                                         r  Driver/SlowClk/Clk_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.824     1.951    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Driver/SlowClk/Clk_status_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120     1.559    Driver/SlowClk/Clk_status_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.439    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  Driver/SlowClk/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Driver/SlowClk/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.700    Driver/SlowClk/count_reg_n_0_[24]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Driver/SlowClk/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.808    Driver/SlowClk/count0_carry__4_n_4
    SLICE_X55Y22         FDRE                                         r  Driver/SlowClk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.824     1.951    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  Driver/SlowClk/count_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Driver/SlowClk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.554     1.437    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Driver/SlowClk/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Driver/SlowClk/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.698    Driver/SlowClk/count_reg_n_0_[28]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  Driver/SlowClk/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.806    Driver/SlowClk/count0_carry__5_n_4
    SLICE_X55Y23         FDRE                                         r  Driver/SlowClk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.822     1.949    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Driver/SlowClk/count_reg[28]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    Driver/SlowClk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.558     1.441    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Driver/SlowClk/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.702    Driver/SlowClk/count_reg_n_0_[12]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  Driver/SlowClk/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    Driver/SlowClk/count0_carry__1_n_4
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.827     1.954    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  Driver/SlowClk/count_reg[12]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    Driver/SlowClk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.439    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  Driver/SlowClk/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Driver/SlowClk/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.700    Driver/SlowClk/count_reg_n_0_[20]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Driver/SlowClk/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.808    Driver/SlowClk/count0_carry__3_n_4
    SLICE_X55Y21         FDRE                                         r  Driver/SlowClk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.825     1.952    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  Driver/SlowClk/count_reg[20]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    Driver/SlowClk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.559     1.442    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Driver/SlowClk/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.703    Driver/SlowClk/count_reg_n_0_[8]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Driver/SlowClk/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.811    Driver/SlowClk/count0_carry__0_n_4
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.828     1.955    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  Driver/SlowClk/count_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    Driver/SlowClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver/SlowClk/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver/SlowClk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.557     1.440    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  Driver/SlowClk/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Driver/SlowClk/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.701    Driver/SlowClk/count_reg_n_0_[16]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Driver/SlowClk/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.809    Driver/SlowClk/count0_carry__2_n_4
    SLICE_X55Y20         FDRE                                         r  Driver/SlowClk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.826     1.953    Driver/SlowClk/Clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  Driver/SlowClk/count_reg[16]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    Driver/SlowClk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SlowClk/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClk/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.554     1.437    SlowClk/Clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  SlowClk/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  SlowClk/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.727    SlowClk/count[23]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  SlowClk/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.837    SlowClk/data0[23]
    SLICE_X52Y23         FDRE                                         r  SlowClk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.822     1.949    SlowClk/Clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  SlowClk/count_reg[23]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    SlowClk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SlowClk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.557     1.440    SlowClk/Clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  SlowClk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  SlowClk/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.730    SlowClk/count[11]
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  SlowClk/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.840    SlowClk/data0[11]
    SLICE_X52Y20         FDRE                                         r  SlowClk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.826     1.953    SlowClk/Clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  SlowClk/count_reg[11]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    SlowClk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   Driver/SlowClk/Clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   Driver/SlowClk/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   Driver/SlowClk/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   Driver/SlowClk/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   Driver/SlowClk/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   Driver/SlowClk/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   Driver/SlowClk/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   Driver/SlowClk/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   Driver/SlowClk/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Driver/SlowClk/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Driver/SlowClk/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Driver/SlowClk/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y24   SlowClk/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Driver/SlowClk/Clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   Driver/SlowClk/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Driver/SlowClk/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Driver/SlowClk/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Driver/SlowClk/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   Driver/SlowClk/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Driver/SlowClk/Clk_status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   Driver/SlowClk/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   Driver/SlowClk/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   Driver/SlowClk/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   Driver/SlowClk/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   Driver/SlowClk/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   Driver/SlowClk/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   Driver/SlowClk/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   Driver/SlowClk/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   Driver/SlowClk/count_reg[17]/C



