module MyClkDivider ( input clk , output reg Q);
	 initial Q = 1â€™b0;
	 wire D = !Q;
	 always @( posedge clk )
			Q <= D;
endmodule
