Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Oct 24 00:04:08 2021
| Host         : DESKTOP-2TT0HVD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           19 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                       | final[3]_i_1_n_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | light_sign[3]_i_1_n_0 |                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | store[3]_i_1_n_0      |                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | cycle[6]_i_1_n_0      |                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                       | counter[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                       | accum[31]_i_1_n_0  |                9 |             32 |         3.56 |
+----------------+-----------------------+--------------------+------------------+----------------+--------------+


