{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673586846699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673586846699 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab9_01 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab9_01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673586846704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673586846741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673586846741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673586846967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673586846972 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586847123 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673586847123 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586847125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586847125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586847125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586847125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586847125 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673586847125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673586847126 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1673586847590 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1673586847725 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9_01.sdc " "Synopsys Design Constraints File file not found: 'lab9_01.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673586847725 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673586847725 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "f3\|chain\[6\]\|combout " "Node \"f3\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[0\]\|datad " "Node \"f3\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[0\]\|combout " "Node \"f3\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[1\]\|dataa " "Node \"f3\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[1\]\|combout " "Node \"f3\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[2\]\|dataa " "Node \"f3\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[2\]\|combout " "Node \"f3\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[3\]\|dataa " "Node \"f3\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[3\]\|combout " "Node \"f3\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[4\]\|dataa " "Node \"f3\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[4\]\|combout " "Node \"f3\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[5\]\|dataa " "Node \"f3\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[5\]\|combout " "Node \"f3\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[6\]\|dataa " "Node \"f3\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""}  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586847726 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "f2\|chain\[6\]\|combout " "Node \"f2\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[0\]\|datad " "Node \"f2\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[0\]\|combout " "Node \"f2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[1\]\|dataa " "Node \"f2\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[1\]\|combout " "Node \"f2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[2\]\|dataa " "Node \"f2\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[2\]\|combout " "Node \"f2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[3\]\|dataa " "Node \"f2\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[3\]\|combout " "Node \"f2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[4\]\|dataa " "Node \"f2\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[4\]\|combout " "Node \"f2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[5\]\|dataa " "Node \"f2\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[5\]\|combout " "Node \"f2\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[6\]\|dataa " "Node \"f2\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847726 ""}  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586847726 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|chain\[12\]\|combout " "Node \"f1\|chain\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[0\]\|datad " "Node \"f1\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[0\]\|combout " "Node \"f1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[1\]\|dataa " "Node \"f1\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[1\]\|combout " "Node \"f1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[2\]\|dataa " "Node \"f1\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[2\]\|combout " "Node \"f1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[3\]\|dataa " "Node \"f1\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[3\]\|combout " "Node \"f1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[4\]\|dataa " "Node \"f1\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[4\]\|combout " "Node \"f1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[5\]\|dataa " "Node \"f1\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[5\]\|combout " "Node \"f1\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[6\]\|dataa " "Node \"f1\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[6\]\|combout " "Node \"f1\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[7\]\|dataa " "Node \"f1\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[7\]\|combout " "Node \"f1\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[8\]\|dataa " "Node \"f1\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[8\]\|combout " "Node \"f1\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[9\]\|dataa " "Node \"f1\|chain\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[9\]\|combout " "Node \"f1\|chain\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[10\]\|dataa " "Node \"f1\|chain\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[10\]\|combout " "Node \"f1\|chain\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[11\]\|dataa " "Node \"f1\|chain\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[11\]\|combout " "Node \"f1\|chain\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[12\]\|dataa " "Node \"f1\|chain\[12\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""}  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586847727 ""}
{ "Warning" "WSTA_SCC_LOOP" "34 " "Found combinational loop of 34 nodes" { { "Warning" "WSTA_SCC_NODE" "e3\|chain\[16\]\|combout " "Node \"e3\|chain\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[0\]\|datad " "Node \"e3\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[0\]\|combout " "Node \"e3\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[1\]\|dataa " "Node \"e3\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[1\]\|combout " "Node \"e3\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[2\]\|dataa " "Node \"e3\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[2\]\|combout " "Node \"e3\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[3\]\|dataa " "Node \"e3\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[3\]\|combout " "Node \"e3\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[4\]\|dataa " "Node \"e3\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[4\]\|combout " "Node \"e3\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[5\]\|dataa " "Node \"e3\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[5\]\|combout " "Node \"e3\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[6\]\|dataa " "Node \"e3\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[6\]\|combout " "Node \"e3\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[7\]\|dataa " "Node \"e3\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[7\]\|combout " "Node \"e3\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[8\]\|dataa " "Node \"e3\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[8\]\|combout " "Node \"e3\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[9\]\|dataa " "Node \"e3\|chain\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[9\]\|combout " "Node \"e3\|chain\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[10\]\|dataa " "Node \"e3\|chain\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[10\]\|combout " "Node \"e3\|chain\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[11\]\|dataa " "Node \"e3\|chain\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[11\]\|combout " "Node \"e3\|chain\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[12\]\|dataa " "Node \"e3\|chain\[12\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[12\]\|combout " "Node \"e3\|chain\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[13\]\|dataa " "Node \"e3\|chain\[13\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[13\]\|combout " "Node \"e3\|chain\[13\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[14\]\|dataa " "Node \"e3\|chain\[14\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[14\]\|combout " "Node \"e3\|chain\[14\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[15\]\|dataa " "Node \"e3\|chain\[15\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[15\]\|combout " "Node \"e3\|chain\[15\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[16\]\|dataa " "Node \"e3\|chain\[16\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847727 ""}  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586847727 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "e2\|chain\[8\]\|combout " "Node \"e2\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[0\]\|datad " "Node \"e2\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[0\]\|combout " "Node \"e2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[1\]\|dataa " "Node \"e2\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[1\]\|combout " "Node \"e2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[2\]\|dataa " "Node \"e2\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[2\]\|combout " "Node \"e2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[3\]\|dataa " "Node \"e2\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[3\]\|combout " "Node \"e2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[4\]\|dataa " "Node \"e2\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[4\]\|combout " "Node \"e2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[5\]\|dataa " "Node \"e2\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[5\]\|combout " "Node \"e2\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[6\]\|dataa " "Node \"e2\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[6\]\|combout " "Node \"e2\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[7\]\|dataa " "Node \"e2\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[7\]\|combout " "Node \"e2\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[8\]\|dataa " "Node \"e2\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""}  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586847728 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "e1\|chain\[8\]\|combout " "Node \"e1\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[0\]\|datad " "Node \"e1\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[0\]\|combout " "Node \"e1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[1\]\|dataa " "Node \"e1\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[1\]\|combout " "Node \"e1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[2\]\|dataa " "Node \"e1\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[2\]\|combout " "Node \"e1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[3\]\|dataa " "Node \"e1\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[3\]\|combout " "Node \"e1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[4\]\|dataa " "Node \"e1\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[4\]\|combout " "Node \"e1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[5\]\|dataa " "Node \"e1\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[5\]\|combout " "Node \"e1\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[6\]\|dataa " "Node \"e1\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[6\]\|combout " "Node \"e1\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[7\]\|dataa " "Node \"e1\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[7\]\|combout " "Node \"e1\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[8\]\|dataa " "Node \"e1\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586847728 ""}  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586847728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k1\|Mux0~0  from: datac  to: combout " "Cell: k1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586847729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k2\|Mux0~0  from: datac  to: combout " "Cell: k2\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586847729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1673586847729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673586847730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673586847730 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673586847730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:k1\|Mux0  " "Automatically promoted node mux:k1\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586847744 ""}  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586847744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:k2\|Mux0  " "Automatically promoted node mux:k2\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586847744 ""}  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586847744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:g1\|clk_out  " "Automatically promoted node divider:g1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586847744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:g1\|clk_out~0 " "Destination node divider:g1\|clk_out~0" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673586847744 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673586847744 ""}  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586847744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:g2\|clk_out  " "Automatically promoted node divider:g2\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586847744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:g2\|clk_out~0 " "Destination node divider:g2\|clk_out~0" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673586847744 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673586847744 ""}  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586847744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_ris  " "Automatically promoted node reset_ris " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586847744 ""}  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 15 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_ris" } } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586847744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673586847897 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673586847897 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673586847898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673586847898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673586847898 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673586847899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673586847899 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673586847899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673586847899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673586847899 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673586847899 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 5 8 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 5 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1673586847900 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1673586847900 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1673586847900 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586847901 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1673586847901 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1673586847901 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586847938 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673586847940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673586849224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586849322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673586849345 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673586854134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586854134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673586854275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/vhdl/lab9/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673586856317 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673586856317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673586857226 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673586857226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586857229 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673586857306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673586857312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673586857461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673586857461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673586857590 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586857834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vhdl/lab9/output_files/lab9_01.fit.smsg " "Generated suppressed messages file D:/vhdl/lab9/output_files/lab9_01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673586858088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 137 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5862 " "Peak virtual memory: 5862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673586858258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 13:14:18 2023 " "Processing ended: Fri Jan 13 13:14:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673586858258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673586858258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673586858258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673586858258 ""}
