#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000021a46c6add0 .scope module, "adder_tb" "adder_tb" 2 1;
 .timescale 0 0;
v0000021a46cdb480_0 .var "clk", 0 0;
v0000021a46cdad00_0 .var "din", 5 0;
v0000021a46cdaa80_0 .net "dout", 7 0, L_0000021a46c7bf30;  1 drivers
v0000021a46cdaf80_0 .var "en", 0 0;
v0000021a46cdb7a0_0 .var "rst_n", 0 0;
S_0000021a46b1b8f0 .scope module, "adder_dut" "adder" 2 19, 3 1 0, S_0000021a46c6add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "din";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /OUTPUT 8 "dout";
L_0000021a46c7bf30 .functor BUFZ 8, v0000021a46c42f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021a46b1b710_0 .var "capture", 0 0;
v0000021a46b1ba80_0 .var "capture_t", 0 0;
v0000021a46b1bb20_0 .var "ce", 0 0;
v0000021a46b1bbc0_0 .net "clk", 0 0, v0000021a46cdb480_0;  1 drivers
v0000021a46c42ce0_0 .var "cnt_1", 2 0;
v0000021a46c42d80_0 .var "cnt_2", 2 0;
v0000021a46c42e20_0 .net "din", 5 0, v0000021a46cdad00_0;  1 drivers
v0000021a46c42ec0_0 .net "dout", 7 0, L_0000021a46c7bf30;  alias, 1 drivers
v0000021a46c42f60_0 .var "dout_t", 7 0;
v0000021a46c43000_0 .net "en", 0 0, v0000021a46cdaf80_0;  1 drivers
v0000021a46c430a0_0 .var "p", 7 0;
v0000021a46cdb020_0 .var "p_t", 7 0;
v0000021a46cdb200_0 .var "q_t1", 7 0;
v0000021a46cdb3e0_0 .var "q_t2", 7 0;
v0000021a46cda9e0_0 .var "q_t3", 7 0;
v0000021a46cdaee0_0 .net "rst_n", 0 0, v0000021a46cdb7a0_0;  1 drivers
E_0000021a46c6c9e0/0 .event negedge, v0000021a46cdaee0_0;
E_0000021a46c6c9e0/1 .event posedge, v0000021a46b1bbc0_0;
E_0000021a46c6c9e0 .event/or E_0000021a46c6c9e0/0, E_0000021a46c6c9e0/1;
E_0000021a46c6bca0 .event anyedge, v0000021a46b1bb20_0, v0000021a46c42e20_0, v0000021a46cda9e0_0;
E_0000021a46c6bce0 .event posedge, v0000021a46b1bbc0_0;
E_0000021a46c6c6e0 .event anyedge, v0000021a46c42d80_0;
S_0000021a46cdb860 .scope task, "reset_mod" "reset_mod" 2 58, 2 58 0, S_0000021a46c6add0;
 .timescale 0 0;
TD_adder_tb.reset_mod ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a46cdb7a0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46cdb7a0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a46cdb7a0_0, 0, 1;
    %delay 20, 0;
    %end;
    .scope S_0000021a46b1b8f0;
T_1 ;
    %wait E_0000021a46c6c6e0;
    %load/vec4 v0000021a46c42d80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a46b1bb20_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46b1bb20_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021a46b1b8f0;
T_2 ;
    %wait E_0000021a46c6c6e0;
    %load/vec4 v0000021a46c42d80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a46b1ba80_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46b1ba80_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021a46b1b8f0;
T_3 ;
    %wait E_0000021a46c6bce0;
    %load/vec4 v0000021a46b1ba80_0;
    %assign/vec4 v0000021a46b1b710_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021a46b1b8f0;
T_4 ;
    %wait E_0000021a46c6c9e0;
    %load/vec4 v0000021a46cdaee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021a46c42ce0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021a46c43000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000021a46c42ce0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021a46c42ce0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000021a46c42ce0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021a46c42ce0_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021a46c42ce0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021a46b1b8f0;
T_5 ;
    %wait E_0000021a46c6c9e0;
    %load/vec4 v0000021a46cdaee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021a46c42d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021a46c43000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000021a46c42ce0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0000021a46c42d80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021a46c42d80_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000021a46c42d80_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021a46c42d80_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000021a46c42d80_0;
    %assign/vec4 v0000021a46c42d80_0, 0;
T_5.7 ;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021a46c42d80_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021a46b1b8f0;
T_6 ;
    %wait E_0000021a46c6c9e0;
    %load/vec4 v0000021a46cdaee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021a46c430a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021a46cdb200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021a46cdb3e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021a46cda9e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021a46c43000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000021a46cdb020_0;
    %assign/vec4 v0000021a46c430a0_0, 0;
    %load/vec4 v0000021a46c430a0_0;
    %assign/vec4 v0000021a46cdb200_0, 0;
    %load/vec4 v0000021a46cdb200_0;
    %assign/vec4 v0000021a46cdb3e0_0, 0;
    %load/vec4 v0000021a46cdb3e0_0;
    %assign/vec4 v0000021a46cda9e0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000021a46c430a0_0;
    %assign/vec4 v0000021a46c430a0_0, 0;
    %load/vec4 v0000021a46cdb200_0;
    %assign/vec4 v0000021a46cdb200_0, 0;
    %load/vec4 v0000021a46cdb3e0_0;
    %assign/vec4 v0000021a46cdb3e0_0, 0;
    %load/vec4 v0000021a46cda9e0_0;
    %assign/vec4 v0000021a46cda9e0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021a46b1b8f0;
T_7 ;
    %wait E_0000021a46c6bca0;
    %load/vec4 v0000021a46b1bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021a46c42e20_0;
    %pad/u 8;
    %load/vec4 v0000021a46cda9e0_0;
    %add;
    %store/vec4 v0000021a46cdb020_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000021a46c42e20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021a46cdb020_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021a46b1b8f0;
T_8 ;
    %wait E_0000021a46c6c9e0;
    %load/vec4 v0000021a46cdaee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021a46c42f60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021a46b1b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000021a46c430a0_0;
    %assign/vec4 v0000021a46c42f60_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021a46c42f60_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021a46c6add0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46cdb480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46cdaf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46cdb7a0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000021a46c6add0;
T_10 ;
    %vpi_call 2 28 "$dumpfile", "./build/wave.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021a46c6add0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000021a46c6add0;
T_11 ;
    %fork TD_adder_tb.reset_mod, S_0000021a46cdb860;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a46cdaf80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 10, 0;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0000021a46cdad00_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a46cdaf80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000021a46c6add0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0000021a46cdb480_0;
    %nor/r;
    %store/vec4 v0000021a46cdb480_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_adder.v";
    "adder.v";
