Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Tue Nov 12 03:46:12 2024


Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_APM_E1                   83 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                    5167 uses
GTP_DFF_C                  7163 uses
GTP_DFF_CE                 5154 uses
GTP_DFF_E                   400 uses
GTP_DFF_P                   261 uses
GTP_DFF_PE                  289 uses
GTP_DFF_R                   367 uses
GTP_DFF_RE                  162 uses
GTP_DFF_S                    26 uses
GTP_DFF_SE                   17 uses
GTP_DLL                       1 use
GTP_DRM18K                   81 uses
GTP_DRM9K                    23 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      83 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                    174 uses
GTP_LUT2                   1638 uses
GTP_LUT3                   3477 uses
GTP_LUT4                   2118 uses
GTP_LUT5                   4319 uses
GTP_LUT5CARRY              6293 uses
GTP_LUT5M                   852 uses
GTP_MUX2LUT6                 99 uses
GTP_MUX2LUT7                  1 use
GTP_OSERDES                  71 uses
GTP_PLL_E3                    5 uses
GTP_RAM16X1DP               638 uses
GTP_RAM32X1DP               129 uses
GTP_ROM32X1                   2 uses
GTP_ROM64X1                  28 uses

I/O ports: 165
GTP_INBUF                  43 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 49 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 19696 of 42800 (46.02%)
	LUTs as dram: 767 of 17000 (4.51%)
	LUTs as logic: 18929
Total Registers: 19006 of 64200 (29.60%)
Total Latches: 0

DRM18K:
Total DRM18K = 92.5 of 134 (69.03%)

APMs:
Total APMs = 83.50 of 84 (99.40%)

Total I/O ports = 170 of 296 (57.43%)


Overview of Control Sets:

Number of unique control sets : 603

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 10       | 5                 5
  [2, 4)      | 63       | 12                51
  [4, 6)      | 62       | 15                47
  [6, 8)      | 40       | 6                 34
  [8, 10)     | 145      | 20                125
  [10, 12)    | 54       | 17                37
  [12, 14)    | 43       | 0                 43
  [14, 16)    | 30       | 2                 28
  [16, Inf)   | 156      | 25                131
--------------------------------------------------------------
  The maximum fanout: 4591
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 5167
  NO              NO                YES                7424
  NO              YES               NO                 393
  YES             NO                NO                 400
  YES             NO                YES                5443
  YES             YES               NO                 179
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF        | Distributed RAM     | APM      | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                            | 19696     | 19006     | 767                 | 83.5     | 92.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 1        | 170     | 1           | 0           | 3            | 0        | 6293          | 99           | 1            | 0            | 0       | 0        | 5       | 0        | 0          | 0             | 1         | 0        | 3        
| + I_ips_ddr_top                                                | 4006      | 4027      | 73                  | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 678           | 29           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2457      | 2397      | 0                   | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 529           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 326       | 236       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 136       | 92        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 44        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 109       | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 308       | 607       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 97        | 60        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 76        | 60        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 45        | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1634      | 1415      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 419           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 495       | 308       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 160       | 69        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 51        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 108       | 76        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 173       | 84        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 382       | 284       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 151       | 81        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 329       | 262       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105       | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 97        | 59        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 392       | 284       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 163       | 81        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4         | 260       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5         | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1547      | 1628      | 73                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 149           | 21           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 157       | 137       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 105       | 71        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 17        | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 52        | 66        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 809       | 578       | 70                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 533       | 388       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10        | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 24        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 26        | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 18        | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 9         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 222       | 141       | 70                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 54        | 49        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 74        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_rdatapath                                           | 36        | 18        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_prefetch_fifo                                     | 36        | 18        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                               | 32        | 16        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32        | 16        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1         | 0         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 31        | 16        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 183       | 293       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 73        | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 25        | 92        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 475       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 456       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + ad9280_sample_m0                                             | 61        | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + adda_pll_m0                                                  | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_sfp1_2_u2                                                | 350       | 370       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 132           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                   | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                       | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                   | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                       | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                   | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                       | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                   | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                       | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_u2_2_sfp1                                                | 192       | 184       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                   | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                       | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                   | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                       | 86        | 90        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + camera_delay_inst                                            | 1         | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + camera_fifo_inst                                             | 122       | 119       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_camera_fifo                                    | 122       | 119       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                         | 122       | 119       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_m0                                                 | 80        | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_m1                                                 | 65        | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + da_rom_m0                                                    | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_da_rom                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_da_rom                                      | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + delay_u0                                                     | 17        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fft_display_m0                                               | 60        | 59        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fft_buffer                                                 | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_dpram1024x8                                | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m1                                          | 348       | 330       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 194           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 87        | 84        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 78        | 77        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 91        | 86        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 91        | 86        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 91        | 86        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m2                                          | 345       | 298       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 190           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 86        | 69        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 76        | 60        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 91        | 86        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 91        | 86        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 91        | 86        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m3                                          | 348       | 296       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 187           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 88        | 67        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 77        | 60        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 91        | 86        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 91        | 86        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 91        | 86        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + grid_display_m0                                              | 52        | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + gs_filter_m0                                                 | 77        | 132       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + line_Shift_m1                                              | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_shift0                                            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_shift                                 | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_shift1                                            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_shift                                 | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m1                                        | 4         | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m2                                        | 4         | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m3                                        | 4         | 7         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mac_test0                                                    | 2440      | 2255      | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 937           | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mac_top0                                                   | 2361      | 2135      | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 890           | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + cache0                                                   | 69        | 129       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + icmp0                                                    | 542       | 334       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 208           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + icmp_receive_ram                                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mac_rx0                                                  | 918       | 1063      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 380           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp0                                                   | 72        | 191       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + c0                                                     | 43        | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip0                                                    | 231       | 249       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 119           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mac0                                                   | 165       | 328       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp0                                                   | 406       | 263       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 222           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mac_tx0                                                  | 832       | 609       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 302           | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_tx0                                                | 188       | 130       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 11           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + c0                                                     | 43        | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip0                                                    | 368       | 214       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 180           | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipmode                                                 | 51        | 45        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mac0                                                   | 72        | 96        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mode0                                                  | 35        | 29        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp0                                                   | 74        | 63        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_read_arbi_m0                                             | 827       | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_write_arbi_m0                                            | 317       | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                   | 354       | 332       | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 82        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 78        | 61        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 101       | 144       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 92        | 63        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + osd_display_m0                                               | 54        | 99        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 62        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_osd_ram                                                  | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_osd_ram                                    | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_sfp1_lane0                                            | 2687      | 2541      | 80                  | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                             | 2687      | 2541      | 80                  | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                       | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                              | 120       | 92        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                      | 33        | 52        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                         | 87        | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                              | 36        | 97        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                      | 34        | 52        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                         | 2         | 45        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                    | 651       | 634       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + hsst_cfg_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                            | 1         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                            | 1         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                          | 649       | 628       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                  | 15        | 11        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                          | 149       | 101       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                             | 107       | 87        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                             | 80        | 57        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                       | 5         | 5         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                               | 5         | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                        | 207       | 221       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                           | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width               | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 111       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                            | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                     | 4         | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                  | 4         | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                    | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                   | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                    | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                               | 68        | 81        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                         | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2  | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2| 20        | 0         | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                     | 36        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_mode_txsync                                    | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                              | 4         | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                   | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                            | 4         | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                    | 624       | 564       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                          | 624       | 564       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                  | 15        | 11        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                          | 147       | 100       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                             | 107       | 87        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                             | 75        | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                       | 5         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                        | 207       | 213       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                           | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width               | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 111       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                            | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                  | 0         | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                               | 68        | 81        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                         | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2  | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2| 20        | 0         | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                     | 36        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                              | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                   | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                            | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                    | 612       | 554       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                          | 612       | 554       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                  | 1         | 1         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                          | 146       | 100       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                             | 107       | 87        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                             | 78        | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                       | 5         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                        | 207       | 213       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                           | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width               | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 111       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                            | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                  | 0         | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                               | 68        | 81        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                         | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2  | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2| 20        | 0         | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                     | 36        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                              | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                   | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                            | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                    | 642       | 596       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                          | 642       | 596       | 20                  | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                  | 15        | 11        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                          | 148       | 100       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                             | 109       | 87        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                             | 78        | 56        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                       | 6         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                               | 4         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                        | 207       | 213       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                           | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width               | 111       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 111       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                            | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                     | 4         | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                  | 4         | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                               | 68        | 81        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                         | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2  | 57        | 39        | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2| 20        | 0         | 20                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                     | 36        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                              | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                   | 0         | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                            | 4         | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + rgb_to_ycbcr_m0                                              | 66        | 63        | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sobel_test_m0                                                | 364       | 264       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 189           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Matrixe_3X3_m0                                             | 207       | 165       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + line_Shift_m0                                            | 134       | 80        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_fifo_shift0                                          | 66        | 35        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_fifo_shift                               | 66        | 35        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                   | 66        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                      | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_fifo_shift1                                          | 66        | 35        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_fifo_shift                               | 66        | 35        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                   | 66        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                      | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + the_instance_name                                            | 563       | 348       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 249           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                                         | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                                            | 563       | 348       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 249           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup                         | 20        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll                              | 83        | 58        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                                          | 30        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                                         | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                                       | 24        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                                          | 29        | 20        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx                               | 349       | 220       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 159           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2                             | 114       | 71        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3                             | 133       | 77        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb                           | 30        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync                          | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb                              | 21        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync                             | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync                         | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb                           | 30        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync                          | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb                              | 21        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync                             | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync                         | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx                               | 111       | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE2_ENABLE.txlane_rst_fsm2                         | 55        | 26        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE3_ENABLE.txlane_rst_fsm3                         | 56        | 27        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                                              | 202       | 151       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 137           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_color_bar_m3                                               | 75        | 44        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fft_wrapper                                                | 3447      | 4699      | 614                 | 74       | 6.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1002          | 54           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_output_ctrl                                              | 3         | 1         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_core                               | 3426      | 4674      | 614                 | 74       | 6.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 992           | 54           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[0].u_r22_dif_group                    | 635       | 862       | 71                  | 12       | 2.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 250           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 118       | 225       | 11                  | 4        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 118       | 225       | 11                  | 4        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 15        | 15        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                               | 15        | 15        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                   | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                              | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 14        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 14        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 14        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 66        | 45        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 340       | 424       | 49                  | 4        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 169           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 96        | 159       | 36                  | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t3.u_comp_mult_t3                                  | 96        | 159       | 36                  | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 39        | 36        | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 39        | 36        | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 39        | 36        | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 36        | 36        | 36                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 108       | 188       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 68            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 54        | 94        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 34        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 34        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 54        | 94        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 34        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 34        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 15        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 15        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 15        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 102       | 56        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 22        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_sin_drm_rom                            | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 111       | 168       | 11                  | 4        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 111       | 168       | 11                  | 4        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 17        | 17        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                               | 17        | 17        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                   | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                              | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                            | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 16        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[1].u_r22_dif_group                    | 791       | 1052      | 119                 | 22       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 236           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 249       | 288       | 95                  | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 249       | 288       | 95                  | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 137       | 48        | 84                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 137       | 48        | 84                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 137       | 48        | 84                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 137       | 48        | 84                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 126       | 42        | 84                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 78        | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 343       | 470       | 13                  | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 158           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 46        | 154       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                  | 46        | 154       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 0         | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 116       | 204       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 58        | 102       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 36        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 36        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 58        | 102       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 36        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 36        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 12        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 12        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 12        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 154       | 93        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 58        | 30        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                    | 58        | 30        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 121       | 243       | 11                  | 8        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 121       | 243       | 11                  | 8        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 13        | 13        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                               | 13        | 13        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                   | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                              | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                            | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[2].u_r22_dif_group                    | 775       | 1052      | 168                 | 18       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 214           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 207       | 210       | 100                 | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 207       | 210       | 100                 | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 45        | 45        | 45                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 45        | 45        | 45                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 45        | 45        | 45                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 45        | 45        | 45                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 45        | 45        | 45                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 44        | 44        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 44        | 44        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 44        | 44        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 44        | 44        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 44        | 44        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 86        | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 313       | 488       | 13                  | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 154           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 50        | 162       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                  | 50        | 162       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 46        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 0         | 68        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 124       | 220       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 62        | 110       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 38        | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 62        | 110       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 38        | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 47        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 15        | 15        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 15        | 15        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 15        | 15        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 117       | 85        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 30        | 30        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                    | 30        | 30        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 169       | 299       | 55                  | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 169       | 299       | 55                  | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 53        | 49        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 53        | 49        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 53        | 49        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 53        | 49        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 44        | 44        | 44                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 44        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 44        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[3].u_r22_dif_group                    | 825       | 982       | 225                 | 14       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 224           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 225       | 226       | 108                 | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 225       | 226       | 108                 | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 51        | 49        | 49                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 51        | 49        | 49                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 51        | 49        | 49                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 51        | 49        | 49                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 49        | 49        | 49                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 48        | 48        | 48                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 48        | 48        | 48                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 48        | 48        | 48                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 48        | 48        | 48                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 48        | 48        | 48                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 94        | 59        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 290       | 479       | 13                  | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 160           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 54        | 166       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                  | 54        | 166       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                      | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 50        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 0         | 64        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 135       | 240       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 66        | 118       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 40        | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 40        | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 69        | 122       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 4         | 5         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 4         | 5         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 4         | 5         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 40        | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 40        | 51        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 12        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 12        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 12        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 86        | 58        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 10        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 10        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                    | 10        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 216       | 218       | 104                 | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 216       | 218       | 104                 | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 48        | 47        | 47                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 48        | 47        | 47                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 48        | 47        | 47                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 48        | 47        | 47                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 47        | 47        | 47                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 46        | 46        | 46                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 46        | 46        | 46                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 46        | 46        | 46                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 46        | 46        | 46                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 46        | 46        | 46                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[4].u_r22_dif_group                    | 348       | 627       | 21                  | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 116       | 230       | 10                  | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 116       | 230       | 10                  | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 0         | 53        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 53        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 0         | 52        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 52        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 102       | 62        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 130       | 335       | 11                  | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 130       | 335       | 11                  | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 0         | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 0         | 100       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 100       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + output_process_en.u_output_process                       | 52        | 99        | 10                  | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + natual_output_without_bfp.u_index_new_p1_sreg          | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                 | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                        | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                             | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_i_data_sreg                                          | 0         | 54        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram                                               | 0         | 0         | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                                 | 0         | 0         | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_drm_sdpram_9k                                    | 0         | 0         | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                                  | 0         | 0         | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_input_ctrl                         | 18        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fifo_ctrl                                                  | 275       | 264       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 126           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_2048x8                                              | 112       | 109       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_2048x8                                  | 112       | 109       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 112       | 109       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_2048x8_m1                                           | 112       | 110       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_2048x8                                  | 112       | 110       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 112       | 110       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_data_in_1                                             | 507       | 225       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 337           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_brightness_inst                                      | 96        | 53        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_inst                                        | 199       | 45        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 144           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_scale_down                                         | 212       | 127       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_data_in_3                                             | 253       | 193       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 141           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_brightness_inst                                      | 46        | 41        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_inst                                        | 16        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_scale_down                                         | 191       | 113       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_udp_rx                                                     | 121       | 175       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + util_gmii_to_rgmii_m0                                        | 34        | 54        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 1        
|   + U_pll_phase_shift                                          | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_rec_m0                                          | 375       | 468       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 259           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + afifo_2048_32i_16o_m0                                      | 132       | 128       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_2048_32i_16o                           | 132       | 128       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 132       | 128       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_pll_m0                                                 | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m1                                      | 80        | 122       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 62        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m2                                      | 47        | 70        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m3                                      | 47        | 65        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + wav_display_m0                                               | 62        | 59        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + buffer                                                     | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_dpram1024x8                                | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_m0                                                | 40        | 110       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                    
***************************************************************************************************************************************************************************************************
                                                                                                                     Clock   Non-clock                                                             
 Clock                                                             Period       Waveform       Type                  Loads       Loads  Sources                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                           20.000       {0 10}         Declared                484          11  {sys_clk}                                                  
   ddrphy_clkin                                                    10.000       {0 5}          Generated (sys_clk)    5133           0  {I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT}                     
   ioclk0                                                          2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT}                    
   ioclk1                                                          2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT}                    
   ioclk2                                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_2/CLKOUT}                    
   ioclk_gate_clk                                                  10.000       {0 5}          Generated (sys_clk)       1           0  {I_ips_ddr_top/u_clkbufg_gate/CLKOUT}                      
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred                  100.000      {0 50}         Generated (sys_clk)     260           0  {video_pll_m0/u_pll_e3/CLKOUT0}                            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred                   7.692        {0 3.846}      Generated (sys_clk)    5512           1  {adda_pll_m0/u_pll_e3/CLKOUT2}                             
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred                   15.384       {0 7.692}      Generated (sys_clk)     213           1  {adda_pll_m0/u_pll_e3/CLKOUT0}                             
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred                  6.730        {0 3.365}      Generated (sys_clk)    1141           1  {video_pll_m0/u_pll_e3/CLKOUT1}                            
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred                  39.423       {0 19.711}     Generated (sys_clk)     252           0  {video_pll_m0/u_pll_e3/CLKOUT2}                            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred                   28.571       {0 14.285}     Generated (sys_clk)     175           1  {adda_pll_m0/u_pll_e3/CLKOUT1}                             
 top|pixclk_in                                                     1000.000     {0 500}        Declared                273           0  {pixclk_in}                                                
 top|rgmii_rxc                                                     1000.000     {0 500}        Declared                  0           0  {rgmii_rxc}                                                
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared               2611           1  {util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
===================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
 Inferred_clock_group_1        asynchronous               top|rgmii_rxc                             
 Inferred_clock_group_2        asynchronous               pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     187.617 MHz         20.000          5.330         14.670
 ddrphy_clkin               100.000 MHz     107.550 MHz         10.000          9.298          0.702
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     152.532 MHz        100.000          6.556         93.444
 top|pixclk_in                1.000 MHz     149.790 MHz       1000.000          6.676        993.324
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                            130.005 MHz     125.960 MHz          7.692          7.939         -0.247
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             65.003 MHz     180.343 MHz         15.384          5.545          9.839
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     159.566 MHz          6.730          6.267          0.463
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                             25.366 MHz     180.799 MHz         39.423          5.531         33.892
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                              1.000 MHz     107.747 MHz       1000.000          9.281        990.719
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     209.556 MHz         28.571          4.772         23.799
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.670       0.000              0            785
 ddrphy_clkin           ddrphy_clkin                 0.702       0.000              0           9018
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 0.332       0.000              0             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                 1.526       0.000              0             10
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    93.444       0.000              0            608
 top|pixclk_in          top|pixclk_in              993.324       0.000              0            552
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.247      -1.136              8          14915
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.277       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     9.839       0.000              0            333
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.463       0.000              0           1959
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -3.076    -149.744             54             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    33.892       0.000              0            455
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -3.816     -63.272             18             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   990.719       0.000              0           4095
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    23.799       0.000              0            259
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -2.130      -2.130              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.597       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -2.898     -34.776             12             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            785
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           9018
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -1.218     -40.827             34             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                -2.139     -21.301             10             10
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            608
 top|pixclk_in          top|pixclk_in                0.740       0.000              0            552
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.453       0.000              0          14915
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -2.500     -30.000             12             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            333
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.656       0.000              0           1959
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.198       0.000              0             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.650       0.000              0            455
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.123       0.000              0             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.740       0.000              0           4095
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.739       0.000              0            259
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.820       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.270       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.675       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.749       0.000              0            462
 ddrphy_clkin           ddrphy_clkin                 6.050       0.000              0           2589
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    96.751       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.278       0.000              0             61
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -3.586    -440.873            123            123
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    37.440       0.000              0             57
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -4.326    -177.366             41             41
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   997.868       0.000              0            248
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    25.663       0.000              0            100
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0            462
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2589
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     2.165       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -1.043     -50.183             61             61
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.000       0.000              0            123
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.344       0.000              0             57
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.930       0.000              0             41
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     1.304       0.000              0            248
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.224       0.000              0            100
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            484
 ddrphy_clkin                                        3.100       0.000              0           5133
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            260
 top|pixclk_in                                     499.102       0.000              0            273
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       1.946       0.000              0           5512
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.794       0.000              0            213
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.227       0.000              0           1141
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    18.813       0.000              0            252
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   498.483       0.000              0           2611
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.387       0.000              0            175
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      3.204       4.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/I0 (GTP_LUT2)
                                   td                    0.206       5.591 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.055         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/I0 (GTP_LUT5)
                                   td                    0.185       6.240 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.793         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/I0 (GTP_LUT5)
                                   td                    0.185       6.978 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.442         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/I0 (GTP_LUT5)
                                   td                    0.185       7.627 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.340         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.512 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.153         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.153         Logic Levels: 5  
                                                                                   Logic: 1.262ns(26.636%), Route: 3.476ns(73.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      3.204      24.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.670                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      3.204       4.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/I0 (GTP_LUT2)
                                   td                    0.206       5.591 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.055         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/I0 (GTP_LUT5)
                                   td                    0.185       6.240 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.793         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/I0 (GTP_LUT5)
                                   td                    0.185       6.978 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.442         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/I0 (GTP_LUT5)
                                   td                    0.185       7.627 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.340         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.512 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.153         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.153         Logic Levels: 5  
                                                                                   Logic: 1.262ns(26.636%), Route: 3.476ns(73.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      3.204      24.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.670                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      3.204       4.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/I0 (GTP_LUT2)
                                   td                    0.206       5.591 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.055         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/I0 (GTP_LUT5)
                                   td                    0.185       6.240 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.793         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/I0 (GTP_LUT5)
                                   td                    0.185       6.978 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.442         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/I0 (GTP_LUT5)
                                   td                    0.185       7.627 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.340         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.512 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.153         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.153         Logic Levels: 5  
                                                                                   Logic: 1.262ns(26.636%), Route: 3.476ns(73.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      3.204      24.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.670                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ips_ddr_top/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/I0 (GTP_LUT5)
                                   td                    0.185      11.249 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=10)       0.758      12.007         s00_axi_rvalid   
                                                                                   mem_read_arbi_m0/N183/I1 (GTP_LUT3)
                                   td                    0.185      12.192 r       mem_read_arbi_m0/N183/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      12.963         ch1_rd_burst_data_valid
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.164 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.164         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19199
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.194 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.194         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19200
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.224 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.224         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19201
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.254 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.254         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19202
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.284 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.284         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19203
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.314 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.314         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19204
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.344 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.344         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19205
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.580 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      14.221         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      14.406 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.011         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.244 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.708         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      15.893 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.893         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  15.893         Logic Levels: 7  
                                                                                   Logic: 1.919ns(21.365%), Route: 7.063ns(78.635%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.702                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/I0 (GTP_LUT5)
                                   td                    0.185      11.249 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=10)       0.758      12.007         s00_axi_rvalid   
                                                                                   mem_read_arbi_m0/N191/I1 (GTP_LUT3)
                                   td                    0.185      12.192 r       mem_read_arbi_m0/N191/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      12.963         ch2_rd_burst_data_valid
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.164 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.164         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19247
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.194 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.194         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19248
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.224 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.224         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19249
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.254 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.254         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19250
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.284 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.284         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19251
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.314 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.314         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19252
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.344 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.344         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19253
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.580 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      14.221         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      14.406 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.011         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.244 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.708         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      15.893 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.893         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  15.893         Logic Levels: 7  
                                                                                   Logic: 1.919ns(21.365%), Route: 7.063ns(78.635%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.702                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/I0 (GTP_LUT5)
                                   td                    0.185      11.249 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=10)       0.758      12.007         s00_axi_rvalid   
                                                                                   mem_read_arbi_m0/N175/I1 (GTP_LUT3)
                                   td                    0.185      12.192 r       mem_read_arbi_m0/N175/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      12.963         ch3_rd_burst_data_valid
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.164 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.164         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19303
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.194 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.194         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19304
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.224 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.224         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19305
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.254 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.254         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19306
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.284 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.284         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19307
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.314 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.314         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19308
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.344 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.344         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19309
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.580 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      14.221         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      14.406 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.011         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.244 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.708         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I1 (GTP_LUT5)
                                   td                    0.185      15.893 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.893         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  15.893         Logic Levels: 7  
                                                                                   Logic: 1.919ns(21.365%), Route: 7.063ns(78.635%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.702                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ips_ddr_top/u_ipsxb_ddrc_top/rlast
                                                                           f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m3/write_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 sys_clk                                                 0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1769.990         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.201 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1773.142         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1773.231 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    1775.293         clk_out_3        
                                                                           r       hdmi_write_req_gen_m3/write_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329    1775.622 r       hdmi_write_req_gen_m3/write_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641    1776.263         ch3_write_addr_index[0]
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                1776.263         Logic Levels: 0  
                                                                                   Logic: 0.329ns(33.918%), Route: 0.641ns(66.082%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 sys_clk                                                 0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1770.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    1772.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1772.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1773.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1773.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1773.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1773.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    1776.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1776.911                          
 clock uncertainty                                      -0.350    1776.561                          

 Setup time                                              0.034    1776.595                          

 Data required time                                               1776.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.595                          
 Data arrival time                                                1776.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m3/write_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 sys_clk                                                 0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1769.990         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.201 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1773.142         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1773.231 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    1775.293         clk_out_3        
                                                                           r       hdmi_write_req_gen_m3/write_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329    1775.622 r       hdmi_write_req_gen_m3/write_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605    1776.227         ch3_write_addr_index[1]
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                1776.227         Logic Levels: 0  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 sys_clk                                                 0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1770.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    1772.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1772.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1773.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1773.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1773.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1773.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    1776.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1776.911                          
 clock uncertainty                                      -0.350    1776.561                          

 Setup time                                              0.034    1776.595                          

 Data required time                                               1776.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.595                          
 Data arrival time                                                1776.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 sys_clk                                                 0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1769.990         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.201 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1773.142         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1773.231 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    1775.293         clk_out_3        
                                                                           r       video_rect_read_data_m1/read_req/CLK (GTP_DFF_C)

                                   tco                   0.329    1775.622 r       video_rect_read_data_m1/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553    1776.175         ch1_read_req     
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                1776.175         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 sys_clk                                                 0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1770.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1771.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    1772.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1772.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1773.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1773.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1773.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1773.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    1776.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1776.911                          
 clock uncertainty                                      -0.350    1776.561                          

 Setup time                                              0.034    1776.595                          

 Data required time                                               1776.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.595                          
 Data arrival time                                                1776.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    6733.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    6733.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    6735.303         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.323    6735.626 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    6736.090         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                6736.090         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    6732.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    6732.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    6733.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    6733.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    6733.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    6733.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    6736.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    6736.911                          
 clock uncertainty                                       0.350    6737.261                          

 Hold time                                               0.047    6737.308                          

 Data required time                                               6737.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.308                          
 Data arrival time                                                6736.090                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.218                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    6733.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    6733.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    6735.303         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.323    6735.626 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    6736.090         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                6736.090         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    6732.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    6732.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    6733.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    6733.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    6733.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    6733.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    6736.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    6736.911                          
 clock uncertainty                                       0.350    6737.261                          

 Hold time                                               0.047    6737.308                          

 Data required time                                               6737.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.308                          
 Data arrival time                                                6736.090                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.218                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    6733.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    6733.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    6735.303         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.323    6735.626 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    6736.090         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                6736.090         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 sys_clk                                                 0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    6730.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    6731.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    6732.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    6732.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    6733.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    6733.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    6733.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    6733.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    6736.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    6736.911                          
 clock uncertainty                                       0.350    6737.261                          

 Hold time                                               0.047    6737.308                          

 Data required time                                               6737.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.308                          
 Data arrival time                                                6736.090                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.218                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 sys_clk                                                 0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1379.805         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1381.016 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1382.957         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1383.048 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    1384.187         cmos_pclk        
                                                                           r       video_rect_read_data_m3/read_req/CLK (GTP_DFF_C)

                                   tco                   0.329    1384.516 r       video_rect_read_data_m3/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553    1385.069         ch3_read_req     
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                1385.069         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 sys_clk                                                 0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1380.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1381.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    1382.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1382.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1383.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1383.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1383.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1383.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    1386.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1386.911                          
 clock uncertainty                                      -0.350    1386.561                          

 Setup time                                              0.034    1386.595                          

 Data required time                                               1386.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.595                          
 Data arrival time                                                1385.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.526                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 sys_clk                                                 0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1379.805         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1381.016 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1382.957         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1383.048 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    1384.187         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.329    1384.516 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1384.980         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                1384.980         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 sys_clk                                                 0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1380.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1381.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    1382.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1382.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1383.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1383.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1383.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1383.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    1386.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1386.911                          
 clock uncertainty                                      -0.350    1386.561                          

 Setup time                                              0.034    1386.595                          

 Data required time                                               1386.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.595                          
 Data arrival time                                                1384.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 sys_clk                                                 0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1379.805         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1381.016 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1382.957         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1383.048 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    1384.187         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.329    1384.516 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1384.980         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                1384.980         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 sys_clk                                                 0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1380.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1381.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    1382.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1382.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1383.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1383.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1383.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1383.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    1386.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1386.911                          
 clock uncertainty                                      -0.350    1386.561                          

 Setup time                                              0.034    1386.595                          

 Data required time                                               1386.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.595                          
 Data arrival time                                                1384.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.705 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.169         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                   5.169         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.169                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.139                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.705 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.169         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.169         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.169                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.139                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.705 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.169         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                   5.169         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   5.169                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.139                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.694 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.299         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.542 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.006         ms72xx_ctl/ms7200_ctl/_N92035
                                                                                   ms72xx_ctl/ms7200_ctl/N8_5/I0 (GTP_LUT4)
                                   td                    0.185       6.191 r       ms72xx_ctl/ms7200_ctl/N8_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.884         ms72xx_ctl/ms7200_ctl/_N92450
                                                                                   ms72xx_ctl/ms7200_ctl/N63_1/I1 (GTP_LUT2)
                                   td                    0.185       7.069 r       ms72xx_ctl/ms7200_ctl/N63_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.888         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I1 (GTP_LUT5)
                                   td                    0.185       8.073 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.714         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.899 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.504         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I4 (GTP_LUT5)
                                   td                    0.172       9.676 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.229         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.229         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.307%), Route: 4.380ns(74.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     103.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     104.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.365                          
 clock uncertainty                                      -0.150     104.215                          

 Setup time                                             -0.542     103.673                          

 Data required time                                                103.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.673                          
 Data arrival time                                                  10.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.444                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.694 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.299         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.542 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.006         ms72xx_ctl/ms7200_ctl/_N92035
                                                                                   ms72xx_ctl/ms7200_ctl/N8_5/I0 (GTP_LUT4)
                                   td                    0.185       6.191 r       ms72xx_ctl/ms7200_ctl/N8_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.884         ms72xx_ctl/ms7200_ctl/_N92450
                                                                                   ms72xx_ctl/ms7200_ctl/N63_1/I1 (GTP_LUT2)
                                   td                    0.185       7.069 r       ms72xx_ctl/ms7200_ctl/N63_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.888         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I1 (GTP_LUT5)
                                   td                    0.185       8.073 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.714         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.899 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.504         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I4 (GTP_LUT5)
                                   td                    0.172       9.676 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.229         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  10.229         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.307%), Route: 4.380ns(74.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     103.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     104.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.365                          
 clock uncertainty                                      -0.150     104.215                          

 Setup time                                             -0.542     103.673                          

 Data required time                                                103.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.673                          
 Data arrival time                                                  10.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.444                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.694 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.299         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.542 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.006         ms72xx_ctl/ms7200_ctl/_N92035
                                                                                   ms72xx_ctl/ms7200_ctl/N8_5/I0 (GTP_LUT4)
                                   td                    0.185       6.191 r       ms72xx_ctl/ms7200_ctl/N8_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.884         ms72xx_ctl/ms7200_ctl/_N92450
                                                                                   ms72xx_ctl/ms7200_ctl/N63_1/I1 (GTP_LUT2)
                                   td                    0.185       7.069 r       ms72xx_ctl/ms7200_ctl/N63_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.888         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I1 (GTP_LUT5)
                                   td                    0.185       8.073 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.714         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.899 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.504         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I4 (GTP_LUT5)
                                   td                    0.185       9.689 r       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.242         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I1 (GTP_LUT4)
                                   td                    0.258      10.500 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.500         ms72xx_ctl/ms7200_ctl/_N101958
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.500         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.606%), Route: 4.380ns(71.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     103.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     104.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.365                          
 clock uncertainty                                      -0.150     104.215                          

 Setup time                                              0.034     104.249                          

 Data required time                                                104.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.249                          
 Data arrival time                                                  10.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.749                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.688 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.152         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                               0.047       4.412                          

 Data required time                                                  4.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.412                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.688 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.152         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                               0.047       4.412                          

 Data required time                                                  4.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.412                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.688 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.152         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                               0.047       4.412                          

 Data required time                                                  4.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.412                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_hdmi_data_in_1/image_brightness_inst/de_r/Q (GTP_DFF_C)
                                   net (fanout=30)       0.928       5.672         u_hdmi_data_in_1/brightness_de
                                                                                   u_hdmi_data_in_1/image_brightness_inst/N93[16]/I0 (GTP_LUT4)
                                   td                    0.224       5.896 f       u_hdmi_data_in_1/image_brightness_inst/N93[16]/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.654         u_hdmi_data_in_1/brightness_data [16]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.317       6.971 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.971         u_hdmi_data_in_1/image_contrast_inst/N171.co [0]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.001 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.001         u_hdmi_data_in_1/image_contrast_inst/N171.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.031 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.031         u_hdmi_data_in_1/image_contrast_inst/N171.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.061 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.832         u_hdmi_data_in_1/image_contrast_inst/N171_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N172/I1 (GTP_LUT2)
                                   td                    0.217       8.049 r       u_hdmi_data_in_1/image_contrast_inst/N172/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.794         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.027 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.027         u_hdmi_data_in_1/image_contrast_inst/_N15533
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.057 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.057         u_hdmi_data_in_1/image_contrast_inst/_N15534
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.087 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.087         u_hdmi_data_in_1/image_contrast_inst/_N15535
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.323 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.787         u_hdmi_data_in_1/image_contrast_inst/_N101343_3
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.020 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.020         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [1]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.050 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.050         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.080 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.080         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.110 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.110         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.346 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.810         u_hdmi_data_in_1/image_contrast_inst/_N101347_2
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N310_16[7]_1/ID (GTP_LUT5M)
                                   td                    0.265      11.075 f       u_hdmi_data_in_1/image_contrast_inst/N310_16[7]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.075         u_hdmi_data_in_1/image_contrast_inst/N310 [7]
                                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)

 Data arrival time                                                  11.075         Logic Levels: 7  
                                                                                   Logic: 2.530ns(37.988%), Route: 4.130ns(62.012%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204    1004.415         clk_out_1        
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/D (GTP_DFF_R)
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_hdmi_data_in_1/image_brightness_inst/de_r/Q (GTP_DFF_C)
                                   net (fanout=30)       0.928       5.672         u_hdmi_data_in_1/brightness_de
                                                                                   u_hdmi_data_in_1/image_brightness_inst/N93[16]/I0 (GTP_LUT4)
                                   td                    0.224       5.896 f       u_hdmi_data_in_1/image_brightness_inst/N93[16]/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.654         u_hdmi_data_in_1/brightness_data [16]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.317       6.971 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.971         u_hdmi_data_in_1/image_contrast_inst/N171.co [0]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.001 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.001         u_hdmi_data_in_1/image_contrast_inst/N171.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.031 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.031         u_hdmi_data_in_1/image_contrast_inst/N171.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.061 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.832         u_hdmi_data_in_1/image_contrast_inst/N171_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N172/I1 (GTP_LUT2)
                                   td                    0.217       8.049 r       u_hdmi_data_in_1/image_contrast_inst/N172/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.794         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.027 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.027         u_hdmi_data_in_1/image_contrast_inst/_N15533
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.057 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.057         u_hdmi_data_in_1/image_contrast_inst/_N15534
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.087 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.087         u_hdmi_data_in_1/image_contrast_inst/_N15535
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.323 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.787         u_hdmi_data_in_1/image_contrast_inst/_N101343_3
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.020 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.020         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [1]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.050 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.050         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.080 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.080         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.316 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.780         u_hdmi_data_in_1/image_contrast_inst/_N101346_2
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N310_16[6]_1/ID (GTP_LUT5M)
                                   td                    0.265      11.045 f       u_hdmi_data_in_1/image_contrast_inst/N310_16[6]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.045         u_hdmi_data_in_1/image_contrast_inst/N310 [6]
                                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/D (GTP_DFF_R)

 Data arrival time                                                  11.045         Logic Levels: 6  
                                                                                   Logic: 2.500ns(37.707%), Route: 4.130ns(62.293%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204    1004.415         clk_out_1        
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  11.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/D (GTP_DFF_R)
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_hdmi_data_in_1/image_brightness_inst/de_r/Q (GTP_DFF_C)
                                   net (fanout=30)       0.928       5.672         u_hdmi_data_in_1/brightness_de
                                                                                   u_hdmi_data_in_1/image_brightness_inst/N93[16]/I0 (GTP_LUT4)
                                   td                    0.224       5.896 f       u_hdmi_data_in_1/image_brightness_inst/N93[16]/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.654         u_hdmi_data_in_1/brightness_data [16]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.317       6.971 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.971         u_hdmi_data_in_1/image_contrast_inst/N171.co [0]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.001 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.001         u_hdmi_data_in_1/image_contrast_inst/N171.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.031 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.031         u_hdmi_data_in_1/image_contrast_inst/N171.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.061 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.832         u_hdmi_data_in_1/image_contrast_inst/N171_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N172/I1 (GTP_LUT2)
                                   td                    0.217       8.049 r       u_hdmi_data_in_1/image_contrast_inst/N172/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.794         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.027 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.027         u_hdmi_data_in_1/image_contrast_inst/_N15533
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.057 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.057         u_hdmi_data_in_1/image_contrast_inst/_N15534
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.087 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.087         u_hdmi_data_in_1/image_contrast_inst/_N15535
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.323 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.787         u_hdmi_data_in_1/image_contrast_inst/_N101343_3
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.020 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.020         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [1]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.050 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.050         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.080 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.080         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.110 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.110         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.140 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.140         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [5]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.376 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.840         u_hdmi_data_in_1/image_contrast_inst/_N27424
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N310_16[8]_2/I1 (GTP_LUT2)
                                   td                    0.185      11.025 r       u_hdmi_data_in_1/image_contrast_inst/N310_16[8]_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.025         u_hdmi_data_in_1/image_contrast_inst/N310 [8]
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/D (GTP_DFF_R)

 Data arrival time                                                  11.025         Logic Levels: 7  
                                                                                   Logic: 2.480ns(37.519%), Route: 4.130ns(62.481%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204    1004.415         clk_out_1        
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  11.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.374                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=273)      3.204       4.415         clk_out_1        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/CLK (GTP_APM_E1)
Endpoint    : fft_abs[32]/D (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  7.858
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.615       7.858         nt_da_clk        
                                                                           r       N658_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.150 r       N658_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.150         _N13936          
                                                                                   N658_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.673 r       N658_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.673         _N13952          
                                                                                   N658_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.262 r       N658_m3/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      14.254         N658[18]         
                                                                                   N662_19/I2 (GTP_LUT5CARRY)
                                   td                    0.287      14.541 f       N662_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.541         _N14171          
                                                                                   N662_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.571 r       N662_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.571         _N14172          
                                                                                   N662_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.601 r       N662_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.601         _N14173          
                                                                                   N662_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.631 r       N662_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.631         _N14174          
                                                                                   N662_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.661 r       N662_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.661         _N14175          
                                                                                   N662_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.691 r       N662_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.691         _N14176          
                                                                                   N662_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.721 r       N662_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.721         _N14177          
                                                                                   N662_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.751 r       N662_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.751         _N14178          
                                                                                   N662_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.781 r       N662_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.781         _N14179          
                                                                                   N662_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.811 r       N662_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.811         _N14180          
                                                                                   N662_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.841 r       N662_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.841         _N14181          
                                                                                   N662_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.871 r       N662_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.871         _N14182          
                                                                                   N662_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.901 r       N662_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.901         _N14183          
                                                                                   N662_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.931 r       N662_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.931         _N14184          
                                                                                   N662_33/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.167 r       N662_33/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.167         N662[32]         
                                                                           r       fft_abs[32]/D (GTP_DFF_R)

 Data arrival time                                                  15.167         Logic Levels: 6  
                                                                                   Logic: 6.317ns(86.428%), Route: 0.992ns(13.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 sys_clk                                                 0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      10.844         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      10.935 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101      15.036         nt_da_clk        
                                                                           r       fft_abs[32]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      15.036                          
 clock uncertainty                                      -0.150      14.886                          

 Setup time                                              0.034      14.920                          

 Data required time                                                 14.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.920                          
 Data arrival time                                                  15.167                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.247                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/CLK (GTP_APM_E1)
Endpoint    : fft_abs[31]/D (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  7.858
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.615       7.858         nt_da_clk        
                                                                           r       N658_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.150 r       N658_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.150         _N13936          
                                                                                   N658_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.673 r       N658_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.673         _N13952          
                                                                                   N658_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.262 r       N658_m3/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      14.254         N658[18]         
                                                                                   N662_19/I2 (GTP_LUT5CARRY)
                                   td                    0.287      14.541 f       N662_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.541         _N14171          
                                                                                   N662_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.571 r       N662_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.571         _N14172          
                                                                                   N662_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.601 r       N662_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.601         _N14173          
                                                                                   N662_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.631 r       N662_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.631         _N14174          
                                                                                   N662_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.661 r       N662_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.661         _N14175          
                                                                                   N662_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.691 r       N662_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.691         _N14176          
                                                                                   N662_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.721 r       N662_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.721         _N14177          
                                                                                   N662_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.751 r       N662_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.751         _N14178          
                                                                                   N662_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.781 r       N662_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.781         _N14179          
                                                                                   N662_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.811 r       N662_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.811         _N14180          
                                                                                   N662_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.841 r       N662_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.841         _N14181          
                                                                                   N662_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.871 r       N662_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.871         _N14182          
                                                                                   N662_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.901 r       N662_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.901         _N14183          
                                                                                   N662_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.137 r       N662_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.137         N662[31]         
                                                                           r       fft_abs[31]/D (GTP_DFF_R)

 Data arrival time                                                  15.137         Logic Levels: 6  
                                                                                   Logic: 6.287ns(86.372%), Route: 0.992ns(13.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 sys_clk                                                 0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      10.844         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      10.935 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101      15.036         nt_da_clk        
                                                                           r       fft_abs[31]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      15.036                          
 clock uncertainty                                      -0.150      14.886                          

 Setup time                                              0.034      14.920                          

 Data required time                                                 14.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.920                          
 Data arrival time                                                  15.137                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.217                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/CLK (GTP_APM_E1)
Endpoint    : fft_abs[30]/D (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  7.858
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.615       7.858         nt_da_clk        
                                                                           r       N658_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.150 r       N658_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.150         _N13936          
                                                                                   N658_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.673 r       N658_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.673         _N13952          
                                                                                   N658_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.262 r       N658_m3/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      14.254         N658[18]         
                                                                                   N662_19/I2 (GTP_LUT5CARRY)
                                   td                    0.287      14.541 f       N662_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.541         _N14171          
                                                                                   N662_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.571 r       N662_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.571         _N14172          
                                                                                   N662_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.601 r       N662_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.601         _N14173          
                                                                                   N662_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.631 r       N662_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.631         _N14174          
                                                                                   N662_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.661 r       N662_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.661         _N14175          
                                                                                   N662_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.691 r       N662_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.691         _N14176          
                                                                                   N662_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.721 r       N662_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.721         _N14177          
                                                                                   N662_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.751 r       N662_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.751         _N14178          
                                                                                   N662_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.781 r       N662_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.781         _N14179          
                                                                                   N662_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.811 r       N662_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.811         _N14180          
                                                                                   N662_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.841 r       N662_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.841         _N14181          
                                                                                   N662_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.871 r       N662_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.871         _N14182          
                                                                                   N662_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.107 r       N662_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.107         N662[30]         
                                                                           r       fft_abs[30]/D (GTP_DFF_R)

 Data arrival time                                                  15.107         Logic Levels: 6  
                                                                                   Logic: 6.257ns(86.315%), Route: 0.992ns(13.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 sys_clk                                                 0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      10.844         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      10.935 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101      15.036         nt_da_clk        
                                                                           r       fft_abs[30]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      15.036                          
 clock uncertainty                                      -0.150      14.886                          

 Setup time                                              0.034      14.920                          

 Data required time                                                 14.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.920                          
 Data arrival time                                                  15.107                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/CLK (GTP_DFF)
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/CLK (GTP_DFF)

                                   tco                   0.323       7.667 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       8.131         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [0]
                                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.131         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.000       7.344                          

 Hold time                                               0.334       7.678                          

 Data required time                                                  7.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.678                          
 Data arrival time                                                   8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/CLK (GTP_DFF)
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/CLK (GTP_DFF)

                                   tco                   0.323       7.667 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       8.131         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [1]
                                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.131         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.000       7.344                          

 Hold time                                               0.334       7.678                          

 Data required time                                                  7.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.678                          
 Data arrival time                                                   8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/CLK (GTP_DFF)
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/CLK (GTP_DFF)

                                   tco                   0.323       7.667 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       8.131         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [2]
                                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.131         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.000       7.344                          

 Hold time                                               0.334       7.678                          

 Data required time                                                  7.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.678                          
 Data arrival time                                                   8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     117.436         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.525 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     118.538         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329     118.867 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     119.331         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 119.331         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     118.532         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.623 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     122.724         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     122.724                          
 clock uncertainty                                      -0.150     122.574                          

 Setup time                                              0.034     122.608                          

 Data required time                                                122.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.608                          
 Data arrival time                                                 119.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     117.436         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.525 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     118.538         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329     118.867 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     119.331         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 119.331         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     118.532         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.623 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     122.724         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     122.724                          
 clock uncertainty                                      -0.150     122.574                          

 Setup time                                              0.034     122.608                          

 Data required time                                                122.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.608                          
 Data arrival time                                                 119.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     117.436         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.525 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     118.538         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329     118.867 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     119.331         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 119.331         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     118.532         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.623 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     122.724         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     122.724                          
 clock uncertainty                                      -0.150     122.574                          

 Setup time                                              0.034     122.608                          

 Data required time                                                122.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.608                          
 Data arrival time                                                 119.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.041         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.041         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.150       7.494                          

 Hold time                                               0.047       7.541                          

 Data required time                                                  7.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.541                          
 Data arrival time                                                   5.041                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.041         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.041         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.150       7.494                          

 Hold time                                               0.047       7.541                          

 Data required time                                                  7.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.541                          
 Data arrival time                                                   5.041                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.041         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.041         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.150       7.494                          

 Hold time                                               0.047       7.541                          

 Data required time                                                  7.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.541                          
 Data arrival time                                                   5.041                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.500                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fft_display_m0/v_data[0]/S (GTP_DFF_S)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  4.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.573       4.819         video_clk_adc    
                                                                           r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.843 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.746         fft_display_m0/q [0]
                                                                                   fft_display_m0/N31.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298       8.044 f       fft_display_m0/N31.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.044         fft_display_m0/N31.co [0]
                                                                                   fft_display_m0/N31.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.074 r       fft_display_m0/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.074         fft_display_m0/N31.co [2]
                                                                                   fft_display_m0/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.104 r       fft_display_m0/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.104         fft_display_m0/N31.co [4]
                                                                                   fft_display_m0/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.134 r       fft_display_m0/N31.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.134         fft_display_m0/N31.co [6]
                                                                                   fft_display_m0/N31.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.164 r       fft_display_m0/N31.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.628         fft_display_m0/N32
                                                                                   fft_display_m0/N49/I0 (GTP_LUT2)
                                   td                    0.172       8.800 f       fft_display_m0/N49/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       9.353         fft_display_m0/N49
                                                                           f       fft_display_m0/v_data[0]/S (GTP_DFF_S)

 Data arrival time                                                   9.353         Logic Levels: 3  
                                                                                   Logic: 2.614ns(57.653%), Route: 1.920ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      18.536         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      18.630 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058      19.688         video_clk_adc    
                                                                           r       fft_display_m0/v_data[0]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000      19.688                          
 clock uncertainty                                      -0.150      19.538                          

 Setup time                                             -0.346      19.192                          

 Data required time                                                 19.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.192                          
 Data arrival time                                                   9.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.839                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fft_display_m0/v_data[1]/S (GTP_DFF_S)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  4.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.573       4.819         video_clk_adc    
                                                                           r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.843 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.746         fft_display_m0/q [0]
                                                                                   fft_display_m0/N31.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298       8.044 f       fft_display_m0/N31.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.044         fft_display_m0/N31.co [0]
                                                                                   fft_display_m0/N31.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.074 r       fft_display_m0/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.074         fft_display_m0/N31.co [2]
                                                                                   fft_display_m0/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.104 r       fft_display_m0/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.104         fft_display_m0/N31.co [4]
                                                                                   fft_display_m0/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.134 r       fft_display_m0/N31.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.134         fft_display_m0/N31.co [6]
                                                                                   fft_display_m0/N31.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.164 r       fft_display_m0/N31.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.628         fft_display_m0/N32
                                                                                   fft_display_m0/N49/I0 (GTP_LUT2)
                                   td                    0.172       8.800 f       fft_display_m0/N49/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       9.353         fft_display_m0/N49
                                                                           f       fft_display_m0/v_data[1]/S (GTP_DFF_S)

 Data arrival time                                                   9.353         Logic Levels: 3  
                                                                                   Logic: 2.614ns(57.653%), Route: 1.920ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      18.536         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      18.630 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058      19.688         video_clk_adc    
                                                                           r       fft_display_m0/v_data[1]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000      19.688                          
 clock uncertainty                                      -0.150      19.538                          

 Setup time                                             -0.346      19.192                          

 Data required time                                                 19.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.192                          
 Data arrival time                                                   9.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.839                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fft_display_m0/v_data[8]/R (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  4.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.573       4.819         video_clk_adc    
                                                                           r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.843 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.746         fft_display_m0/q [0]
                                                                                   fft_display_m0/N31.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298       8.044 f       fft_display_m0/N31.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.044         fft_display_m0/N31.co [0]
                                                                                   fft_display_m0/N31.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.074 r       fft_display_m0/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.074         fft_display_m0/N31.co [2]
                                                                                   fft_display_m0/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.104 r       fft_display_m0/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.104         fft_display_m0/N31.co [4]
                                                                                   fft_display_m0/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.134 r       fft_display_m0/N31.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.134         fft_display_m0/N31.co [6]
                                                                                   fft_display_m0/N31.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.164 r       fft_display_m0/N31.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.628         fft_display_m0/N32
                                                                                   fft_display_m0/N49/I0 (GTP_LUT2)
                                   td                    0.172       8.800 f       fft_display_m0/N49/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       9.353         fft_display_m0/N49
                                                                           f       fft_display_m0/v_data[8]/R (GTP_DFF_R)

 Data arrival time                                                   9.353         Logic Levels: 3  
                                                                                   Logic: 2.614ns(57.653%), Route: 1.920ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      18.536         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      18.630 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058      19.688         video_clk_adc    
                                                                           r       fft_display_m0/v_data[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      19.688                          
 clock uncertainty                                      -0.150      19.538                          

 Setup time                                             -0.346      19.192                          

 Data required time                                                 19.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.192                          
 Data arrival time                                                   9.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.839                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)
Endpoint    : fft_display_m0/timing_gen_xy_m0/hs_d0/D (GTP_DFF)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  4.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058       4.304         video_clk_adc    
                                                                           r       wav_display_m0/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)

                                   tco                   0.323       4.627 f       wav_display_m0/timing_gen_xy_m0/hs_d1/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.091         wave1_hs         
                                                                           f       fft_display_m0/timing_gen_xy_m0/hs_d0/D (GTP_DFF)

 Data arrival time                                                   5.091         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058       4.304         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.304                          
 clock uncertainty                                       0.000       4.304                          

 Hold time                                               0.047       4.351                          

 Data required time                                                  4.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.351                          
 Data arrival time                                                   5.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)
Endpoint    : fft_display_m0/timing_gen_xy_m0/hs_d1/D (GTP_DFF)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  4.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058       4.304         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)

                                   tco                   0.323       4.627 f       fft_display_m0/timing_gen_xy_m0/hs_d0/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.091         fft_display_m0/timing_gen_xy_m0/hs_d0
                                                                           f       fft_display_m0/timing_gen_xy_m0/hs_d1/D (GTP_DFF)

 Data arrival time                                                   5.091         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058       4.304         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.304                          
 clock uncertainty                                       0.000       4.304                          

 Hold time                                               0.047       4.351                          

 Data required time                                                  4.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.351                          
 Data arrival time                                                   5.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/v_data[0]/CLK (GTP_DFF_R)
Endpoint    : fft_display_m0/timing_gen_xy_m0/i_data_d0[0]/D (GTP_DFF)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.304
  Launch Clock Delay      :  4.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058       4.304         video_clk_adc    
                                                                           r       wav_display_m0/v_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.627 f       wav_display_m0/v_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.091         wave1_b[0]       
                                                                           f       fft_display_m0/timing_gen_xy_m0/i_data_d0[0]/D (GTP_DFF)

 Data arrival time                                                   5.091         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058       4.304         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/i_data_d0[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.304                          
 clock uncertainty                                       0.000       4.304                          

 Hold time                                               0.047       4.351                          

 Data required time                                                  4.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.351                          
 Data arrival time                                                   5.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/CLK (GTP_DFF_C)
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.632 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.096         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [9]
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/I0 (GTP_LUT2)
                                   td                    0.217       6.313 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.777         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N106999
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/I0 (GTP_LUT5)
                                   td                    0.185       6.962 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.426         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107002
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/N5/I1 (GTP_LUT4)
                                   td                    0.185       7.611 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/N5/Z (GTP_LUT4)
                                   net (fanout=14)       0.802       8.413         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en0
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.646 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.646         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17828
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.676 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.676         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17829
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.706 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.706         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17830
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.736 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.736         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17831
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.766 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.766         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17832
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.796 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.796         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17833
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.826 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.826         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17834
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.062 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.615         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [8]
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[8]/I2 (GTP_LUT3)
                                   td                    0.185       9.800 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[8]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.353         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [8]
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.363      10.716 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.269         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22/I0 (GTP_LUT2)
                                   td                    0.185      11.454 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.454         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.454         Logic Levels: 8  
                                                                                   Logic: 2.298ns(37.360%), Route: 3.853ns(62.640%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 sys_clk                                                 0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.730         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.941 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       9.882         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       9.971 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062      12.033         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.033                          
 clock uncertainty                                      -0.150      11.883                          

 Setup time                                              0.034      11.917                          

 Data required time                                                 11.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.917                          
 Data arrival time                                                  11.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[8]/CLK (GTP_DFF_C)
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[8]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.632 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.096         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [8]
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/I0 (GTP_LUT2)
                                   td                    0.217       6.313 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.777         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N107018
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/I0 (GTP_LUT5)
                                   td                    0.185       6.962 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.426         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107021
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/N6/I1 (GTP_LUT4)
                                   td                    0.185       7.611 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/N6/Z (GTP_LUT4)
                                   net (fanout=13)       0.792       8.403         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en1
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.636 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.636         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17313
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.666 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.666         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17314
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.696 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.696         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17315
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.726 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.726         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17316
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.756 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.756         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17317
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.786 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.786         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17318
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.816 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.816         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17319
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.052 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.605         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [8]
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[8]/I2 (GTP_LUT3)
                                   td                    0.185       9.790 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[8]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.343         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [8]
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.eq_4/I1 (GTP_LUT5CARRY)
                                   td                    0.363      10.706 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.259         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21
                                                                                   sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22/I0 (GTP_LUT2)
                                   td                    0.185      11.444 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.444         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.444         Logic Levels: 8  
                                                                                   Logic: 2.298ns(37.421%), Route: 3.843ns(62.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 sys_clk                                                 0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.730         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.941 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       9.882         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       9.971 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062      12.033         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.033                          
 clock uncertainty                                      -0.150      11.883                          

 Setup time                                              0.034      11.917                          

 Data required time                                                 11.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.917                          
 Data arrival time                                                  11.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_3/u_video_scale_down/vin_x[3]/CLK (GTP_DFF_CE)
Endpoint    : u_hdmi_data_in_3/u_video_scale_down/vout_x[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       u_hdmi_data_in_3/u_video_scale_down/vin_x[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.632 r       u_hdmi_data_in_3/u_video_scale_down/vin_x[3]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       6.273         u_hdmi_data_in_3/u_video_scale_down/vin_x [3]
                                                                                   u_hdmi_data_in_3/u_video_scale_down/N43_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       6.563 f       u_hdmi_data_in_3/u_video_scale_down/N43_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.027         u_hdmi_data_in_3/u_video_scale_down/_N102644
                                                                                   u_hdmi_data_in_3/u_video_scale_down/N43_mux7/I0 (GTP_LUT5)
                                   td                    0.185       7.212 r       u_hdmi_data_in_3/u_video_scale_down/N43_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.676         u_hdmi_data_in_3/u_video_scale_down/_N16449
                                                                                   u_hdmi_data_in_3/u_video_scale_down/N43_mux15_6/I4 (GTP_LUT5)
                                   td                    0.185       7.861 r       u_hdmi_data_in_3/u_video_scale_down/N43_mux15_6/Z (GTP_LUT5)
                                   net (fanout=42)       0.988       8.849         u_hdmi_data_in_3/u_video_scale_down/N43
                                                                                   u_hdmi_data_in_3/u_video_scale_down/N197_1/I2 (GTP_LUT4)
                                   td                    0.185       9.034 r       u_hdmi_data_in_3/u_video_scale_down/N197_1/Z (GTP_LUT4)
                                   net (fanout=26)       0.802       9.836         u_hdmi_data_in_3/u_video_scale_down/N184
                                                                                   u_hdmi_data_in_3/u_video_scale_down/N197/I3 (GTP_LUT4)
                                   td                    0.172      10.008 f       u_hdmi_data_in_3/u_video_scale_down/N197/Z (GTP_LUT4)
                                   net (fanout=32)       0.730      10.738         u_hdmi_data_in_3/u_video_scale_down/N197
                                                                           f       u_hdmi_data_in_3/u_video_scale_down/vout_x[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  10.738         Logic Levels: 5  
                                                                                   Logic: 1.346ns(24.765%), Route: 4.089ns(75.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 sys_clk                                                 0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.730         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.941 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       9.882         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       9.971 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062      12.033         clk_out_3        
                                                                           r       u_hdmi_data_in_3/u_video_scale_down/vout_x[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      12.033                          
 clock uncertainty                                      -0.150      11.883                          

 Setup time                                             -0.542      11.341                          

 Data required time                                                 11.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.341                          
 Data arrival time                                                  10.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[0]/CLK (GTP_DFF_C)
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.817
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.626 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       6.604         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0 [0]
                                                                           f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.576       5.817         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       5.817                          
 clock uncertainty                                       0.000       5.817                          

 Hold time                                               0.131       5.948                          

 Data required time                                                  5.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.948                          
 Data arrival time                                                   6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[1]/CLK (GTP_DFF_C)
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.817
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.626 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       6.604         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0 [1]
                                                                           f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.576       5.817         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       5.817                          
 clock uncertainty                                       0.000       5.817                          

 Hold time                                               0.131       5.948                          

 Data required time                                                  5.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.948                          
 Data arrival time                                                   6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[2]/CLK (GTP_DFF_C)
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.817
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.626 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       6.604         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_data0 [2]
                                                                           f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.576       5.817         clk_out_3        
                                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       5.817                          
 clock uncertainty                                       0.000       5.817                          

 Hold time                                               0.131       5.948                          

 Data required time                                                  5.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.948                          
 Data arrival time                                                   6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.817
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    4962.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    4966.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487    4968.727         frame_read_write_m1/read_fifo_aclr
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                4968.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    4963.162         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4963.251 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.576    4965.827         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    4965.827                          
 clock uncertainty                                      -0.150    4965.677                          

 Setup time                                             -0.026    4965.651                          

 Data required time                                               4965.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4965.651                          
 Data arrival time                                                4968.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.076                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.817
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    4962.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    4966.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487    4968.727         frame_read_write_m1/read_fifo_aclr
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                4968.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    4963.162         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4963.251 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.576    4965.827         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    4965.827                          
 clock uncertainty                                      -0.150    4965.677                          

 Setup time                                             -0.026    4965.651                          

 Data required time                                               4965.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4965.651                          
 Data arrival time                                                4968.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.076                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.817
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    4962.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    4966.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329    4967.240 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487    4968.727         frame_read_write_m1/read_fifo_aclr
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                4968.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    4963.162         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4963.251 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.576    4965.827         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    4965.827                          
 clock uncertainty                                      -0.150    4965.677                          

 Setup time                                             -0.026    4965.651                          

 Data required time                                               4965.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4965.651                          
 Data arrival time                                                4968.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.076                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.303                          
 clock uncertainty                                       0.150       5.453                          

 Hold time                                               0.047       5.500                          

 Data required time                                                  5.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.500                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.198                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.303                          
 clock uncertainty                                       0.150       5.453                          

 Hold time                                               0.047       5.500                          

 Data required time                                                  5.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.500                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.198                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.303                          
 clock uncertainty                                       0.150       5.453                          

 Hold time                                               0.047       5.500                          

 Data required time                                                  5.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.500                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[0]/CLK (GTP_DFF_CE)
Endpoint    : u_color_bar_m3/rgb_b_reg_reg[0]/CE (GTP_DFF_PE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       u_color_bar_m3/active_x[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.711 r       u_color_bar_m3/active_x[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.175         u_color_bar_m3/active_x [0]
                                                                                   u_color_bar_m3/N690_14/I0 (GTP_LUT4)
                                   td                    0.290       5.465 f       u_color_bar_m3/N690_14/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.018         u_color_bar_m3/_N108451
                                                                                   u_color_bar_m3/N690_6/I0 (GTP_LUT4)
                                   td                    0.185       6.203 r       u_color_bar_m3/N690_6/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.873         u_color_bar_m3/_N93565
                                                                                   u_color_bar_m3/N571_3/I0 (GTP_LUT4)
                                   td                    0.185       7.058 r       u_color_bar_m3/N571_3/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       7.728         u_color_bar_m3/_N93720
                                                                                   u_color_bar_m3/N706_16/ID (GTP_LUT5M)
                                   td                    0.265       7.993 f       u_color_bar_m3/N706_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.457         u_color_bar_m3/_N108476
                                                                                   u_color_bar_m3/N706_17/I1 (GTP_LUT5M)
                                   td                    0.300       8.757 f       u_color_bar_m3/N706_17/Z (GTP_LUT5M)
                                   net (fanout=3)        0.464       9.221         u_color_bar_m3/N706
                                                                           f       u_color_bar_m3/rgb_b_reg_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   9.221         Logic Levels: 5  
                                                                                   Logic: 1.554ns(32.114%), Route: 3.285ns(67.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 sys_clk                                                 0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.423         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      40.634 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      42.575         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.666 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139      43.805         cmos_pclk        
                                                                           r       u_color_bar_m3/rgb_b_reg_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      43.805                          
 clock uncertainty                                      -0.150      43.655                          

 Setup time                                             -0.542      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                   9.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[0]/CLK (GTP_DFF_CE)
Endpoint    : u_color_bar_m3/rgb_g_reg_reg[0]/CE (GTP_DFF_PE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       u_color_bar_m3/active_x[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.711 r       u_color_bar_m3/active_x[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.175         u_color_bar_m3/active_x [0]
                                                                                   u_color_bar_m3/N690_14/I0 (GTP_LUT4)
                                   td                    0.290       5.465 f       u_color_bar_m3/N690_14/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.018         u_color_bar_m3/_N108451
                                                                                   u_color_bar_m3/N690_6/I0 (GTP_LUT4)
                                   td                    0.185       6.203 r       u_color_bar_m3/N690_6/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.873         u_color_bar_m3/_N93565
                                                                                   u_color_bar_m3/N571_3/I0 (GTP_LUT4)
                                   td                    0.185       7.058 r       u_color_bar_m3/N571_3/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       7.728         u_color_bar_m3/_N93720
                                                                                   u_color_bar_m3/N706_16/ID (GTP_LUT5M)
                                   td                    0.265       7.993 f       u_color_bar_m3/N706_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.457         u_color_bar_m3/_N108476
                                                                                   u_color_bar_m3/N706_17/I1 (GTP_LUT5M)
                                   td                    0.300       8.757 f       u_color_bar_m3/N706_17/Z (GTP_LUT5M)
                                   net (fanout=3)        0.464       9.221         u_color_bar_m3/N706
                                                                           f       u_color_bar_m3/rgb_g_reg_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   9.221         Logic Levels: 5  
                                                                                   Logic: 1.554ns(32.114%), Route: 3.285ns(67.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 sys_clk                                                 0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.423         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      40.634 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      42.575         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.666 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139      43.805         cmos_pclk        
                                                                           r       u_color_bar_m3/rgb_g_reg_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      43.805                          
 clock uncertainty                                      -0.150      43.655                          

 Setup time                                             -0.542      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                   9.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[0]/CLK (GTP_DFF_CE)
Endpoint    : u_color_bar_m3/rgb_r_reg_reg[0]/CE (GTP_DFF_PE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       u_color_bar_m3/active_x[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.711 r       u_color_bar_m3/active_x[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.175         u_color_bar_m3/active_x [0]
                                                                                   u_color_bar_m3/N690_14/I0 (GTP_LUT4)
                                   td                    0.290       5.465 f       u_color_bar_m3/N690_14/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.018         u_color_bar_m3/_N108451
                                                                                   u_color_bar_m3/N690_6/I0 (GTP_LUT4)
                                   td                    0.185       6.203 r       u_color_bar_m3/N690_6/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.873         u_color_bar_m3/_N93565
                                                                                   u_color_bar_m3/N571_3/I0 (GTP_LUT4)
                                   td                    0.185       7.058 r       u_color_bar_m3/N571_3/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       7.728         u_color_bar_m3/_N93720
                                                                                   u_color_bar_m3/N706_16/ID (GTP_LUT5M)
                                   td                    0.265       7.993 f       u_color_bar_m3/N706_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.457         u_color_bar_m3/_N108476
                                                                                   u_color_bar_m3/N706_17/I1 (GTP_LUT5M)
                                   td                    0.300       8.757 f       u_color_bar_m3/N706_17/Z (GTP_LUT5M)
                                   net (fanout=3)        0.464       9.221         u_color_bar_m3/N706
                                                                           f       u_color_bar_m3/rgb_r_reg_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   9.221         Logic Levels: 5  
                                                                                   Logic: 1.554ns(32.114%), Route: 3.285ns(67.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 sys_clk                                                 0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.423         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      40.634 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      42.575         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.666 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139      43.805         cmos_pclk        
                                                                           r       u_color_bar_m3/rgb_r_reg_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      43.805                          
 clock uncertainty                                      -0.150      43.655                          

 Setup time                                             -0.542      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                   9.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.892                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_data_d1[0]/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/cmos_data_d1[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/cmos_data_d1[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       5.683         cmos_data_delay[0]
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   5.683         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653       4.896         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.896                          
 clock uncertainty                                       0.000       4.896                          

 Hold time                                               0.137       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_data_d1[1]/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/cmos_data_d1[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/cmos_data_d1[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       5.683         cmos_data_delay[1]
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   5.683         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653       4.896         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.896                          
 clock uncertainty                                       0.000       4.896                          

 Hold time                                               0.137       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_data_d1[2]/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/cmos_data_d1[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/cmos_data_d1[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       5.683         cmos_data_delay[2]
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   5.683         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653       4.896         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.896                          
 clock uncertainty                                       0.000       4.896                          

 Hold time                                               0.137       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 sys_clk                                                 0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008     672.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     672.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     673.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     673.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     673.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     673.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146     676.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329     677.240 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487     678.727         frame_read_write_m3/read_fifo_aclr
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 678.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 sys_clk                                                 0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.191         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.402 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     673.343         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     673.434 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653     675.087         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     675.087                          
 clock uncertainty                                      -0.150     674.937                          

 Setup time                                             -0.026     674.911                          

 Data required time                                                674.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.911                          
 Data arrival time                                                 678.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.816                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 sys_clk                                                 0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008     672.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     672.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     673.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     673.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     673.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     673.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146     676.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329     677.240 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487     678.727         frame_read_write_m3/read_fifo_aclr
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 678.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 sys_clk                                                 0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.191         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.402 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     673.343         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     673.434 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653     675.087         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     675.087                          
 clock uncertainty                                      -0.150     674.937                          

 Setup time                                             -0.026     674.911                          

 Data required time                                                674.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.911                          
 Data arrival time                                                 678.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.816                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 sys_clk                                                 0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008     672.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     672.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     673.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     673.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     673.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     673.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146     676.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329     677.240 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487     678.727         frame_read_write_m3/read_fifo_aclr
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 678.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 sys_clk                                                 0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.191         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.402 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     673.343         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     673.434 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653     675.087         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     675.087                          
 clock uncertainty                                      -0.150     674.937                          

 Setup time                                             -0.026     674.911                          

 Data required time                                                674.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.911                          
 Data arrival time                                                 678.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.816                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 sys_clk                                                 0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2050.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    2052.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    2052.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    2053.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2053.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    2053.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    2053.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    2056.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323    2057.234 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    2057.698         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                2057.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 sys_clk                                                 0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2049.996         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.207 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    2053.148         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2053.239 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    2054.378         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    2054.378                          
 clock uncertainty                                       0.150    2054.528                          

 Hold time                                               0.047    2054.575                          

 Data required time                                               2054.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.575                          
 Data arrival time                                                2057.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.123                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 sys_clk                                                 0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2050.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    2052.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    2052.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    2053.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2053.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    2053.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    2053.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    2056.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323    2057.234 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    2057.698         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                2057.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 sys_clk                                                 0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2049.996         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.207 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    2053.148         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2053.239 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    2054.378         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    2054.378                          
 clock uncertainty                                       0.150    2054.528                          

 Hold time                                               0.047    2054.575                          

 Data required time                                               2054.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.575                          
 Data arrival time                                                2057.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.123                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 sys_clk                                                 0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2050.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    2052.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    2052.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    2053.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2053.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    2053.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    2053.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    2056.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323    2057.234 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    2057.698         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                2057.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 sys_clk                                                 0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2049.996         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.207 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    2053.148         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2053.239 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    2054.378         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    2054.378                          
 clock uncertainty                                       0.150    2054.528                          

 Hold time                                               0.047    2054.575                          

 Data required time                                               2054.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.575                          
 Data arrival time                                                2057.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.123                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/CLK (GTP_DFF_C)
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/D (GTP_DFF_CE)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.989 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       3.719         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
                                                                                   mac_test0/mac_top0/icmp0/N617_8/I0 (GTP_LUT4)
                                   td                    0.290       4.009 f       mac_test0/mac_top0/icmp0/N617_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       4.473         mac_test0/mac_top0/icmp0/_N108105
                                                                                   mac_test0/mac_top0/icmp0/N617_10/I0 (GTP_LUT3)
                                   td                    0.185       4.658 r       mac_test0/mac_top0/icmp0/N617_10/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.122         mac_test0/mac_top0/icmp0/_N108107
                                                                                   mac_test0/mac_top0/icmp0/N617_11/I0 (GTP_LUT5)
                                   td                    0.185       5.307 r       mac_test0/mac_top0/icmp0/N617_11/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.912         mac_test0/mac_top0/icmp0/_N92374
                                                                                   mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/I3 (GTP_LUT4)
                                   td                    0.185       6.097 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.790         mac_test0/mac_top0/icmp0/_N92379
                                                                                   mac_test0/mac_top0/icmp0/N500_7/I1 (GTP_LUT2)
                                   td                    0.185       6.975 r       mac_test0/mac_top0/icmp0/N500_7/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.785         mac_test0/mac_top0/icmp0/_N93301
                                                                                   mac_test0/mac_top0/icmp0/N714/I3 (GTP_LUT4)
                                   td                    0.185       7.970 r       mac_test0/mac_top0/icmp0/N714/Z (GTP_LUT4)
                                   net (fanout=64)       1.099       9.069         mac_test0/mac_top0/icmp0/N714
                                                                                   mac_test0/mac_top0/icmp0/N713_8[0]/I1 (GTP_LUT3)
                                   td                    0.185       9.254 r       mac_test0/mac_top0/icmp0/N713_8[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       9.807         mac_test0/mac_top0/icmp0/nb7 [0]
                                                                                   mac_test0/mac_top0/icmp0/N713_9_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.040 f       mac_test0/mac_top0/icmp0/N713_9_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.040         mac_test0/mac_top0/icmp0/_N19594
                                                                                   mac_test0/mac_top0/icmp0/N713_9_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.070 r       mac_test0/mac_top0/icmp0/N713_9_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.070         mac_test0/mac_top0/icmp0/_N19595
                                                                                   mac_test0/mac_top0/icmp0/N713_9_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.100 r       mac_test0/mac_top0/icmp0/N713_9_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.100         mac_test0/mac_top0/icmp0/_N19596
                                                                                   mac_test0/mac_top0/icmp0/N713_9_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.130 r       mac_test0/mac_top0/icmp0/N713_9_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.130         mac_test0/mac_top0/icmp0/_N19597
                                                                                   mac_test0/mac_top0/icmp0/N713_9_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.160 r       mac_test0/mac_top0/icmp0/N713_9_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.160         mac_test0/mac_top0/icmp0/_N19598
                                                                                   mac_test0/mac_top0/icmp0/N713_9_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.190 r       mac_test0/mac_top0/icmp0/N713_9_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.190         mac_test0/mac_top0/icmp0/_N19599
                                                                                   mac_test0/mac_top0/icmp0/N713_9_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.220 r       mac_test0/mac_top0/icmp0/N713_9_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.220         mac_test0/mac_top0/icmp0/_N19600
                                                                                   mac_test0/mac_top0/icmp0/N713_9_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.250 r       mac_test0/mac_top0/icmp0/N713_9_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.250         mac_test0/mac_top0/icmp0/_N19601
                                                                                   mac_test0/mac_top0/icmp0/N713_9_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.280 r       mac_test0/mac_top0/icmp0/N713_9_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.280         mac_test0/mac_top0/icmp0/_N19602
                                                                                   mac_test0/mac_top0/icmp0/N713_9_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.310 r       mac_test0/mac_top0/icmp0/N713_9_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.310         mac_test0/mac_top0/icmp0/_N19603
                                                                                   mac_test0/mac_top0/icmp0/N713_9_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.340 r       mac_test0/mac_top0/icmp0/N713_9_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.340         mac_test0/mac_top0/icmp0/_N19604
                                                                                   mac_test0/mac_top0/icmp0/N713_9_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.370 r       mac_test0/mac_top0/icmp0/N713_9_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.370         mac_test0/mac_top0/icmp0/_N19605
                                                                                   mac_test0/mac_top0/icmp0/N713_9_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.400 r       mac_test0/mac_top0/icmp0/N713_9_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.400         mac_test0/mac_top0/icmp0/_N19606
                                                                                   mac_test0/mac_top0/icmp0/N713_9_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.430 r       mac_test0/mac_top0/icmp0/N713_9_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.430         mac_test0/mac_top0/icmp0/_N19607
                                                                                   mac_test0/mac_top0/icmp0/N713_9_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.460 r       mac_test0/mac_top0/icmp0/N713_9_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.460         mac_test0/mac_top0/icmp0/_N19608
                                                                                   mac_test0/mac_top0/icmp0/N713_9_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.490 r       mac_test0/mac_top0/icmp0/N713_9_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.490         mac_test0/mac_top0/icmp0/_N19609
                                                                                   mac_test0/mac_top0/icmp0/N713_9_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.520 r       mac_test0/mac_top0/icmp0/N713_9_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.520         mac_test0/mac_top0/icmp0/_N19610
                                                                                   mac_test0/mac_top0/icmp0/N713_9_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.550 r       mac_test0/mac_top0/icmp0/N713_9_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.550         mac_test0/mac_top0/icmp0/_N19611
                                                                                   mac_test0/mac_top0/icmp0/N713_9_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.580 r       mac_test0/mac_top0/icmp0/N713_9_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.580         mac_test0/mac_top0/icmp0/_N19612
                                                                                   mac_test0/mac_top0/icmp0/N713_9_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.610 r       mac_test0/mac_top0/icmp0/N713_9_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.610         mac_test0/mac_top0/icmp0/_N19613
                                                                                   mac_test0/mac_top0/icmp0/N713_9_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.640 r       mac_test0/mac_top0/icmp0/N713_9_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.640         mac_test0/mac_top0/icmp0/_N19614
                                                                                   mac_test0/mac_top0/icmp0/N713_9_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.670 r       mac_test0/mac_top0/icmp0/N713_9_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.670         mac_test0/mac_top0/icmp0/_N19615
                                                                                   mac_test0/mac_top0/icmp0/N713_9_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.700 r       mac_test0/mac_top0/icmp0/N713_9_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.700         mac_test0/mac_top0/icmp0/_N19616
                                                                                   mac_test0/mac_top0/icmp0/N713_9_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.730 r       mac_test0/mac_top0/icmp0/N713_9_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.730         mac_test0/mac_top0/icmp0/_N19617
                                                                                   mac_test0/mac_top0/icmp0/N713_9_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.760 r       mac_test0/mac_top0/icmp0/N713_9_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.760         mac_test0/mac_top0/icmp0/_N19618
                                                                                   mac_test0/mac_top0/icmp0/N713_9_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.790 r       mac_test0/mac_top0/icmp0/N713_9_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.790         mac_test0/mac_top0/icmp0/_N19619
                                                                                   mac_test0/mac_top0/icmp0/N713_9_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.820 r       mac_test0/mac_top0/icmp0/N713_9_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.820         mac_test0/mac_top0/icmp0/_N19620
                                                                                   mac_test0/mac_top0/icmp0/N713_9_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.850 r       mac_test0/mac_top0/icmp0/N713_9_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.850         mac_test0/mac_top0/icmp0/_N19621
                                                                                   mac_test0/mac_top0/icmp0/N713_9_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.880 r       mac_test0/mac_top0/icmp0/N713_9_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         mac_test0/mac_top0/icmp0/_N19622
                                                                                   mac_test0/mac_top0/icmp0/N713_9_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.910 r       mac_test0/mac_top0/icmp0/N713_9_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.910         mac_test0/mac_top0/icmp0/_N19623
                                                                                   mac_test0/mac_top0/icmp0/N713_9_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.940 r       mac_test0/mac_top0/icmp0/N713_9_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.940         mac_test0/mac_top0/icmp0/_N19624
                                                                                   mac_test0/mac_top0/icmp0/N713_9_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.176 r       mac_test0/mac_top0/icmp0/N713_9_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.640         mac_test0/mac_top0/icmp0/nb5 [31]
                                                                                   mac_test0/mac_top0/icmp0/N713_13[31]/I4 (GTP_LUT5)
                                   td                    0.185      11.825 r       mac_test0/mac_top0/icmp0/N713_13[31]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.825         mac_test0/mac_top0/icmp0/N713 [31]
                                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/D (GTP_DFF_CE)

 Data arrival time                                                  11.825         Logic Levels: 16 
                                                                                   Logic: 3.283ns(35.821%), Route: 5.882ns(64.179%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    1000.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1000.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196    1002.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.660                          
 clock uncertainty                                      -0.150    1002.510                          

 Setup time                                              0.034    1002.544                          

 Data required time                                               1002.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.544                          
 Data arrival time                                                  11.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.719                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/CLK (GTP_DFF_C)
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/D (GTP_DFF_CE)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.989 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       3.719         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
                                                                                   mac_test0/mac_top0/icmp0/N617_8/I0 (GTP_LUT4)
                                   td                    0.290       4.009 f       mac_test0/mac_top0/icmp0/N617_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       4.473         mac_test0/mac_top0/icmp0/_N108105
                                                                                   mac_test0/mac_top0/icmp0/N617_10/I0 (GTP_LUT3)
                                   td                    0.185       4.658 r       mac_test0/mac_top0/icmp0/N617_10/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.122         mac_test0/mac_top0/icmp0/_N108107
                                                                                   mac_test0/mac_top0/icmp0/N617_11/I0 (GTP_LUT5)
                                   td                    0.185       5.307 r       mac_test0/mac_top0/icmp0/N617_11/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.912         mac_test0/mac_top0/icmp0/_N92374
                                                                                   mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/I3 (GTP_LUT4)
                                   td                    0.185       6.097 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.790         mac_test0/mac_top0/icmp0/_N92379
                                                                                   mac_test0/mac_top0/icmp0/N500_7/I1 (GTP_LUT2)
                                   td                    0.185       6.975 r       mac_test0/mac_top0/icmp0/N500_7/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.785         mac_test0/mac_top0/icmp0/_N93301
                                                                                   mac_test0/mac_top0/icmp0/N714/I3 (GTP_LUT4)
                                   td                    0.185       7.970 r       mac_test0/mac_top0/icmp0/N714/Z (GTP_LUT4)
                                   net (fanout=64)       1.099       9.069         mac_test0/mac_top0/icmp0/N714
                                                                                   mac_test0/mac_top0/icmp0/N713_8[0]/I1 (GTP_LUT3)
                                   td                    0.185       9.254 r       mac_test0/mac_top0/icmp0/N713_8[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       9.807         mac_test0/mac_top0/icmp0/nb7 [0]
                                                                                   mac_test0/mac_top0/icmp0/N713_9_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.040 f       mac_test0/mac_top0/icmp0/N713_9_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.040         mac_test0/mac_top0/icmp0/_N19594
                                                                                   mac_test0/mac_top0/icmp0/N713_9_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.070 r       mac_test0/mac_top0/icmp0/N713_9_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.070         mac_test0/mac_top0/icmp0/_N19595
                                                                                   mac_test0/mac_top0/icmp0/N713_9_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.100 r       mac_test0/mac_top0/icmp0/N713_9_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.100         mac_test0/mac_top0/icmp0/_N19596
                                                                                   mac_test0/mac_top0/icmp0/N713_9_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.130 r       mac_test0/mac_top0/icmp0/N713_9_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.130         mac_test0/mac_top0/icmp0/_N19597
                                                                                   mac_test0/mac_top0/icmp0/N713_9_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.160 r       mac_test0/mac_top0/icmp0/N713_9_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.160         mac_test0/mac_top0/icmp0/_N19598
                                                                                   mac_test0/mac_top0/icmp0/N713_9_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.190 r       mac_test0/mac_top0/icmp0/N713_9_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.190         mac_test0/mac_top0/icmp0/_N19599
                                                                                   mac_test0/mac_top0/icmp0/N713_9_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.220 r       mac_test0/mac_top0/icmp0/N713_9_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.220         mac_test0/mac_top0/icmp0/_N19600
                                                                                   mac_test0/mac_top0/icmp0/N713_9_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.250 r       mac_test0/mac_top0/icmp0/N713_9_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.250         mac_test0/mac_top0/icmp0/_N19601
                                                                                   mac_test0/mac_top0/icmp0/N713_9_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.280 r       mac_test0/mac_top0/icmp0/N713_9_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.280         mac_test0/mac_top0/icmp0/_N19602
                                                                                   mac_test0/mac_top0/icmp0/N713_9_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.310 r       mac_test0/mac_top0/icmp0/N713_9_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.310         mac_test0/mac_top0/icmp0/_N19603
                                                                                   mac_test0/mac_top0/icmp0/N713_9_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.340 r       mac_test0/mac_top0/icmp0/N713_9_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.340         mac_test0/mac_top0/icmp0/_N19604
                                                                                   mac_test0/mac_top0/icmp0/N713_9_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.370 r       mac_test0/mac_top0/icmp0/N713_9_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.370         mac_test0/mac_top0/icmp0/_N19605
                                                                                   mac_test0/mac_top0/icmp0/N713_9_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.400 r       mac_test0/mac_top0/icmp0/N713_9_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.400         mac_test0/mac_top0/icmp0/_N19606
                                                                                   mac_test0/mac_top0/icmp0/N713_9_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.430 r       mac_test0/mac_top0/icmp0/N713_9_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.430         mac_test0/mac_top0/icmp0/_N19607
                                                                                   mac_test0/mac_top0/icmp0/N713_9_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.460 r       mac_test0/mac_top0/icmp0/N713_9_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.460         mac_test0/mac_top0/icmp0/_N19608
                                                                                   mac_test0/mac_top0/icmp0/N713_9_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.490 r       mac_test0/mac_top0/icmp0/N713_9_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.490         mac_test0/mac_top0/icmp0/_N19609
                                                                                   mac_test0/mac_top0/icmp0/N713_9_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.520 r       mac_test0/mac_top0/icmp0/N713_9_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.520         mac_test0/mac_top0/icmp0/_N19610
                                                                                   mac_test0/mac_top0/icmp0/N713_9_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.550 r       mac_test0/mac_top0/icmp0/N713_9_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.550         mac_test0/mac_top0/icmp0/_N19611
                                                                                   mac_test0/mac_top0/icmp0/N713_9_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.580 r       mac_test0/mac_top0/icmp0/N713_9_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.580         mac_test0/mac_top0/icmp0/_N19612
                                                                                   mac_test0/mac_top0/icmp0/N713_9_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.610 r       mac_test0/mac_top0/icmp0/N713_9_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.610         mac_test0/mac_top0/icmp0/_N19613
                                                                                   mac_test0/mac_top0/icmp0/N713_9_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.640 r       mac_test0/mac_top0/icmp0/N713_9_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.640         mac_test0/mac_top0/icmp0/_N19614
                                                                                   mac_test0/mac_top0/icmp0/N713_9_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.670 r       mac_test0/mac_top0/icmp0/N713_9_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.670         mac_test0/mac_top0/icmp0/_N19615
                                                                                   mac_test0/mac_top0/icmp0/N713_9_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.700 r       mac_test0/mac_top0/icmp0/N713_9_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.700         mac_test0/mac_top0/icmp0/_N19616
                                                                                   mac_test0/mac_top0/icmp0/N713_9_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.730 r       mac_test0/mac_top0/icmp0/N713_9_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.730         mac_test0/mac_top0/icmp0/_N19617
                                                                                   mac_test0/mac_top0/icmp0/N713_9_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.760 r       mac_test0/mac_top0/icmp0/N713_9_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.760         mac_test0/mac_top0/icmp0/_N19618
                                                                                   mac_test0/mac_top0/icmp0/N713_9_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.790 r       mac_test0/mac_top0/icmp0/N713_9_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.790         mac_test0/mac_top0/icmp0/_N19619
                                                                                   mac_test0/mac_top0/icmp0/N713_9_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.820 r       mac_test0/mac_top0/icmp0/N713_9_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.820         mac_test0/mac_top0/icmp0/_N19620
                                                                                   mac_test0/mac_top0/icmp0/N713_9_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.850 r       mac_test0/mac_top0/icmp0/N713_9_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.850         mac_test0/mac_top0/icmp0/_N19621
                                                                                   mac_test0/mac_top0/icmp0/N713_9_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.880 r       mac_test0/mac_top0/icmp0/N713_9_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         mac_test0/mac_top0/icmp0/_N19622
                                                                                   mac_test0/mac_top0/icmp0/N713_9_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.910 r       mac_test0/mac_top0/icmp0/N713_9_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.910         mac_test0/mac_top0/icmp0/_N19623
                                                                                   mac_test0/mac_top0/icmp0/N713_9_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.146 r       mac_test0/mac_top0/icmp0/N713_9_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.610         mac_test0/mac_top0/icmp0/nb5 [30]
                                                                                   mac_test0/mac_top0/icmp0/N713_13[30]/I4 (GTP_LUT5)
                                   td                    0.185      11.795 r       mac_test0/mac_top0/icmp0/N713_13[30]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.795         mac_test0/mac_top0/icmp0/N713 [30]
                                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/D (GTP_DFF_CE)

 Data arrival time                                                  11.795         Logic Levels: 16 
                                                                                   Logic: 3.253ns(35.610%), Route: 5.882ns(64.390%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    1000.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1000.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196    1002.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.660                          
 clock uncertainty                                      -0.150    1002.510                          

 Setup time                                              0.034    1002.544                          

 Data required time                                               1002.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.544                          
 Data arrival time                                                  11.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.749                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/CLK (GTP_DFF_C)
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/D (GTP_DFF_CE)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.989 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       3.719         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
                                                                                   mac_test0/mac_top0/icmp0/N617_8/I0 (GTP_LUT4)
                                   td                    0.290       4.009 f       mac_test0/mac_top0/icmp0/N617_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       4.473         mac_test0/mac_top0/icmp0/_N108105
                                                                                   mac_test0/mac_top0/icmp0/N617_10/I0 (GTP_LUT3)
                                   td                    0.185       4.658 r       mac_test0/mac_top0/icmp0/N617_10/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.122         mac_test0/mac_top0/icmp0/_N108107
                                                                                   mac_test0/mac_top0/icmp0/N617_11/I0 (GTP_LUT5)
                                   td                    0.185       5.307 r       mac_test0/mac_top0/icmp0/N617_11/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.912         mac_test0/mac_top0/icmp0/_N92374
                                                                                   mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/I3 (GTP_LUT4)
                                   td                    0.185       6.097 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.790         mac_test0/mac_top0/icmp0/_N92379
                                                                                   mac_test0/mac_top0/icmp0/N500_7/I1 (GTP_LUT2)
                                   td                    0.185       6.975 r       mac_test0/mac_top0/icmp0/N500_7/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.785         mac_test0/mac_top0/icmp0/_N93301
                                                                                   mac_test0/mac_top0/icmp0/N714/I3 (GTP_LUT4)
                                   td                    0.185       7.970 r       mac_test0/mac_top0/icmp0/N714/Z (GTP_LUT4)
                                   net (fanout=64)       1.099       9.069         mac_test0/mac_top0/icmp0/N714
                                                                                   mac_test0/mac_top0/icmp0/N713_8[0]/I1 (GTP_LUT3)
                                   td                    0.185       9.254 r       mac_test0/mac_top0/icmp0/N713_8[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       9.807         mac_test0/mac_top0/icmp0/nb7 [0]
                                                                                   mac_test0/mac_top0/icmp0/N713_9_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.040 f       mac_test0/mac_top0/icmp0/N713_9_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.040         mac_test0/mac_top0/icmp0/_N19594
                                                                                   mac_test0/mac_top0/icmp0/N713_9_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.070 r       mac_test0/mac_top0/icmp0/N713_9_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.070         mac_test0/mac_top0/icmp0/_N19595
                                                                                   mac_test0/mac_top0/icmp0/N713_9_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.100 r       mac_test0/mac_top0/icmp0/N713_9_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.100         mac_test0/mac_top0/icmp0/_N19596
                                                                                   mac_test0/mac_top0/icmp0/N713_9_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.130 r       mac_test0/mac_top0/icmp0/N713_9_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.130         mac_test0/mac_top0/icmp0/_N19597
                                                                                   mac_test0/mac_top0/icmp0/N713_9_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.160 r       mac_test0/mac_top0/icmp0/N713_9_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.160         mac_test0/mac_top0/icmp0/_N19598
                                                                                   mac_test0/mac_top0/icmp0/N713_9_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.190 r       mac_test0/mac_top0/icmp0/N713_9_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.190         mac_test0/mac_top0/icmp0/_N19599
                                                                                   mac_test0/mac_top0/icmp0/N713_9_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.220 r       mac_test0/mac_top0/icmp0/N713_9_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.220         mac_test0/mac_top0/icmp0/_N19600
                                                                                   mac_test0/mac_top0/icmp0/N713_9_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.250 r       mac_test0/mac_top0/icmp0/N713_9_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.250         mac_test0/mac_top0/icmp0/_N19601
                                                                                   mac_test0/mac_top0/icmp0/N713_9_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.280 r       mac_test0/mac_top0/icmp0/N713_9_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.280         mac_test0/mac_top0/icmp0/_N19602
                                                                                   mac_test0/mac_top0/icmp0/N713_9_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.310 r       mac_test0/mac_top0/icmp0/N713_9_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.310         mac_test0/mac_top0/icmp0/_N19603
                                                                                   mac_test0/mac_top0/icmp0/N713_9_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.340 r       mac_test0/mac_top0/icmp0/N713_9_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.340         mac_test0/mac_top0/icmp0/_N19604
                                                                                   mac_test0/mac_top0/icmp0/N713_9_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.370 r       mac_test0/mac_top0/icmp0/N713_9_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.370         mac_test0/mac_top0/icmp0/_N19605
                                                                                   mac_test0/mac_top0/icmp0/N713_9_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.400 r       mac_test0/mac_top0/icmp0/N713_9_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.400         mac_test0/mac_top0/icmp0/_N19606
                                                                                   mac_test0/mac_top0/icmp0/N713_9_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.430 r       mac_test0/mac_top0/icmp0/N713_9_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.430         mac_test0/mac_top0/icmp0/_N19607
                                                                                   mac_test0/mac_top0/icmp0/N713_9_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.460 r       mac_test0/mac_top0/icmp0/N713_9_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.460         mac_test0/mac_top0/icmp0/_N19608
                                                                                   mac_test0/mac_top0/icmp0/N713_9_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.490 r       mac_test0/mac_top0/icmp0/N713_9_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.490         mac_test0/mac_top0/icmp0/_N19609
                                                                                   mac_test0/mac_top0/icmp0/N713_9_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.520 r       mac_test0/mac_top0/icmp0/N713_9_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.520         mac_test0/mac_top0/icmp0/_N19610
                                                                                   mac_test0/mac_top0/icmp0/N713_9_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.550 r       mac_test0/mac_top0/icmp0/N713_9_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.550         mac_test0/mac_top0/icmp0/_N19611
                                                                                   mac_test0/mac_top0/icmp0/N713_9_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.580 r       mac_test0/mac_top0/icmp0/N713_9_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.580         mac_test0/mac_top0/icmp0/_N19612
                                                                                   mac_test0/mac_top0/icmp0/N713_9_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.610 r       mac_test0/mac_top0/icmp0/N713_9_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.610         mac_test0/mac_top0/icmp0/_N19613
                                                                                   mac_test0/mac_top0/icmp0/N713_9_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.640 r       mac_test0/mac_top0/icmp0/N713_9_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.640         mac_test0/mac_top0/icmp0/_N19614
                                                                                   mac_test0/mac_top0/icmp0/N713_9_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.670 r       mac_test0/mac_top0/icmp0/N713_9_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.670         mac_test0/mac_top0/icmp0/_N19615
                                                                                   mac_test0/mac_top0/icmp0/N713_9_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.700 r       mac_test0/mac_top0/icmp0/N713_9_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.700         mac_test0/mac_top0/icmp0/_N19616
                                                                                   mac_test0/mac_top0/icmp0/N713_9_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.730 r       mac_test0/mac_top0/icmp0/N713_9_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.730         mac_test0/mac_top0/icmp0/_N19617
                                                                                   mac_test0/mac_top0/icmp0/N713_9_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.760 r       mac_test0/mac_top0/icmp0/N713_9_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.760         mac_test0/mac_top0/icmp0/_N19618
                                                                                   mac_test0/mac_top0/icmp0/N713_9_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.790 r       mac_test0/mac_top0/icmp0/N713_9_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.790         mac_test0/mac_top0/icmp0/_N19619
                                                                                   mac_test0/mac_top0/icmp0/N713_9_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.820 r       mac_test0/mac_top0/icmp0/N713_9_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.820         mac_test0/mac_top0/icmp0/_N19620
                                                                                   mac_test0/mac_top0/icmp0/N713_9_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.850 r       mac_test0/mac_top0/icmp0/N713_9_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.850         mac_test0/mac_top0/icmp0/_N19621
                                                                                   mac_test0/mac_top0/icmp0/N713_9_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.880 r       mac_test0/mac_top0/icmp0/N713_9_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         mac_test0/mac_top0/icmp0/_N19622
                                                                                   mac_test0/mac_top0/icmp0/N713_9_30/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.116 r       mac_test0/mac_top0/icmp0/N713_9_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.580         mac_test0/mac_top0/icmp0/nb5 [29]
                                                                                   mac_test0/mac_top0/icmp0/N713_13[29]/I4 (GTP_LUT5)
                                   td                    0.185      11.765 r       mac_test0/mac_top0/icmp0/N713_13[29]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.765         mac_test0/mac_top0/icmp0/N713 [29]
                                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/D (GTP_DFF_CE)

 Data arrival time                                                  11.765         Logic Levels: 16 
                                                                                   Logic: 3.223ns(35.398%), Route: 5.882ns(64.602%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    1000.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1000.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196    1002.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.660                          
 clock uncertainty                                      -0.150    1002.510                          

 Setup time                                              0.034    1002.544                          

 Data required time                                               1002.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.544                          
 Data arrival time                                                  11.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.779                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_rx_rstn_d1/CLK (GTP_DFF)
Endpoint    : buf_sfp1_2_u2/ch0_tx_rstn/D (GTP_DFF)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/ch0_rx_rstn_d1/CLK (GTP_DFF)

                                   tco                   0.323       2.983 f       buf_sfp1_2_u2/ch0_rx_rstn_d1/Q (GTP_DFF)
                                   net (fanout=1)        0.464       3.447         buf_sfp1_2_u2/ch0_rx_rstn_d1
                                                                           f       buf_sfp1_2_u2/ch0_tx_rstn/D (GTP_DFF)

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)
 clock pessimism                                         0.000       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Hold time                                               0.047       2.707                          

 Data required time                                                  2.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.707                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.983 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       3.447         buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Hold time                                               0.047       2.707                          

 Data required time                                                  2.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.707                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.983 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       3.447         buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Hold time                                               0.047       2.707                          

 Data required time                                                  2.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.707                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[13]/CLK (GTP_DFF_CE)
Endpoint    : ad9280_sample_m0/state_reg[0]/CE (GTP_DFF_PE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       ad9280_sample_m0/wait_cnt[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.583 r       ad9280_sample_m0/wait_cnt[13]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.136         ad9280_sample_m0/wait_cnt [13]
                                                                                   ad9280_sample_m0/N93_17/I0 (GTP_LUT5)
                                   td                    0.318       5.454 f       ad9280_sample_m0/N93_17/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.918         ad9280_sample_m0/_N107419
                                                                                   ad9280_sample_m0/N93_23/I1 (GTP_LUT4)
                                   td                    0.188       6.106 f       ad9280_sample_m0/N93_23/Z (GTP_LUT4)
                                   net (fanout=14)       0.802       6.908         ad9280_sample_m0/_N107425
                                                                                   ad9280_sample_m0/N93_25/I3 (GTP_LUT4)
                                   td                    0.185       7.093 r       ad9280_sample_m0/N93_25/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.698         ad9280_sample_m0/N152 [1]
                                                                                   ad9280_sample_m0/N121/I1 (GTP_LUT3)
                                   td                    0.172       7.870 f       ad9280_sample_m0/N121/Z (GTP_LUT3)
                                   net (fanout=3)        0.464       8.334         ad9280_sample_m0/N121
                                                                           f       ad9280_sample_m0/state_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   8.334         Logic Levels: 4  
                                                                                   Logic: 1.192ns(29.216%), Route: 2.888ns(70.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      31.723         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.812 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      32.825         nt_ad_clk        
                                                                           r       ad9280_sample_m0/state_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      32.825                          
 clock uncertainty                                      -0.150      32.675                          

 Setup time                                             -0.542      32.133                          

 Data required time                                                 32.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.133                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.799                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[13]/CLK (GTP_DFF_CE)
Endpoint    : ad9280_sample_m0/state_reg[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       ad9280_sample_m0/wait_cnt[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.583 r       ad9280_sample_m0/wait_cnt[13]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.136         ad9280_sample_m0/wait_cnt [13]
                                                                                   ad9280_sample_m0/N93_17/I0 (GTP_LUT5)
                                   td                    0.318       5.454 f       ad9280_sample_m0/N93_17/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.918         ad9280_sample_m0/_N107419
                                                                                   ad9280_sample_m0/N93_23/I1 (GTP_LUT4)
                                   td                    0.188       6.106 f       ad9280_sample_m0/N93_23/Z (GTP_LUT4)
                                   net (fanout=14)       0.802       6.908         ad9280_sample_m0/_N107425
                                                                                   ad9280_sample_m0/N93_25/I3 (GTP_LUT4)
                                   td                    0.185       7.093 r       ad9280_sample_m0/N93_25/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.698         ad9280_sample_m0/N152 [1]
                                                                                   ad9280_sample_m0/N121/I1 (GTP_LUT3)
                                   td                    0.172       7.870 f       ad9280_sample_m0/N121/Z (GTP_LUT3)
                                   net (fanout=3)        0.464       8.334         ad9280_sample_m0/N121
                                                                           f       ad9280_sample_m0/state_reg[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.334         Logic Levels: 4  
                                                                                   Logic: 1.192ns(29.216%), Route: 2.888ns(70.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      31.723         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.812 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      32.825         nt_ad_clk        
                                                                           r       ad9280_sample_m0/state_reg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.825                          
 clock uncertainty                                      -0.150      32.675                          

 Setup time                                             -0.542      32.133                          

 Data required time                                                 32.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.133                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.799                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[13]/CLK (GTP_DFF_CE)
Endpoint    : ad9280_sample_m0/state_reg[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       ad9280_sample_m0/wait_cnt[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.583 r       ad9280_sample_m0/wait_cnt[13]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.136         ad9280_sample_m0/wait_cnt [13]
                                                                                   ad9280_sample_m0/N93_17/I0 (GTP_LUT5)
                                   td                    0.318       5.454 f       ad9280_sample_m0/N93_17/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.918         ad9280_sample_m0/_N107419
                                                                                   ad9280_sample_m0/N93_23/I1 (GTP_LUT4)
                                   td                    0.188       6.106 f       ad9280_sample_m0/N93_23/Z (GTP_LUT4)
                                   net (fanout=14)       0.802       6.908         ad9280_sample_m0/_N107425
                                                                                   ad9280_sample_m0/N93_25/I3 (GTP_LUT4)
                                   td                    0.185       7.093 r       ad9280_sample_m0/N93_25/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.698         ad9280_sample_m0/N152 [1]
                                                                                   ad9280_sample_m0/N121/I1 (GTP_LUT3)
                                   td                    0.172       7.870 f       ad9280_sample_m0/N121/Z (GTP_LUT3)
                                   net (fanout=3)        0.464       8.334         ad9280_sample_m0/N121
                                                                           f       ad9280_sample_m0/state_reg[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.334         Logic Levels: 4  
                                                                                   Logic: 1.192ns(29.216%), Route: 2.888ns(70.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      31.723         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.812 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      32.825         nt_ad_clk        
                                                                           r       ad9280_sample_m0/state_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.825                          
 clock uncertainty                                      -0.150      32.675                          

 Setup time                                             -0.542      32.133                          

 Data required time                                                 32.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.133                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/ad_data_in_d1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/ad_data_in_d1[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.067       5.644         u_fifo_ctrl/ad_data_in_d1 [0]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   5.644         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.527       4.768         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Hold time                                               0.137       4.905                          

 Data required time                                                  4.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.905                          
 Data arrival time                                                   5.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/ad_data_in_d1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/ad_data_in_d1[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.067       5.644         u_fifo_ctrl/ad_data_in_d1 [1]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   5.644         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.527       4.768         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Hold time                                               0.137       4.905                          

 Data required time                                                  4.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.905                          
 Data arrival time                                                   5.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/ad_data_in_d1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/ad_data_in_d1[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.067       5.644         u_fifo_ctrl/ad_data_in_d1 [2]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   5.644         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.527       4.768         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Hold time                                               0.137       4.905                          

 Data required time                                                  4.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.905                          
 Data arrival time                                                   5.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.250    1514.250 r                        
 sys_clk                                                 0.000    1514.250 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1514.250         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1515.461 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1517.402         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1517.491 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    1519.553         clk_out_3        
                                                                           r       sobel_test_m0/ycbcr_vs_r[8]/CLK (GTP_DFF_C)

                                   tco                   0.329    1519.882 r       sobel_test_m0/ycbcr_vs_r[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1520.346         sobel_vs         
                                                                                   N579/I2 (GTP_LUT4)
                                   td                    0.185    1520.531 r       N579/Z (GTP_LUT4)
                                   net (fanout=2)        0.000    1520.531         nt_vs_out        
                                                                           r       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                                1520.531         Logic Levels: 1  
                                                                                   Logic: 0.514ns(52.556%), Route: 0.464ns(47.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.263    1514.263 r                        
 sys_clk                                                 0.000    1514.263 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1514.263         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1515.474 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    1517.415         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1517.504 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013    1518.517         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1518.517                          
 clock uncertainty                                      -0.150    1518.367                          

 Setup time                                              0.034    1518.401                          

 Data required time                                               1518.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1518.401                          
 Data arrival time                                                1520.531                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.130                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.660   13742.660 r                        
 sys_clk                                                 0.000   13742.660 r       sys_clk (port)   
                                   net (fanout=1)        0.000   13742.660         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   13743.871 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941   13745.812         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   13745.901 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062   13747.963         clk_out_3        
                                                                           r       sobel_test_m0/ycbcr_vs_r[8]/CLK (GTP_DFF_C)

                                   tco                   0.323   13748.286 f       sobel_test_m0/ycbcr_vs_r[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464   13748.750         sobel_vs         
                                                                                   N579/I2 (GTP_LUT4)
                                   td                    0.172   13748.922 f       N579/Z (GTP_LUT4)
                                   net (fanout=2)        0.000   13748.922         nt_vs_out        
                                                                           f       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                               13748.922         Logic Levels: 1  
                                                                                   Logic: 0.495ns(51.616%), Route: 0.464ns(48.384%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.651   13742.651 r                        
 sys_clk                                                 0.000   13742.651 r       sys_clk (port)   
                                   net (fanout=1)        0.000   13742.651         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   13743.862 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941   13745.803         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   13745.892 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013   13746.905         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   13746.905                          
 clock uncertainty                                       0.150   13747.055                          

 Hold time                                               0.047   13747.102                          

 Data required time                                              13747.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13747.102                          
 Data arrival time                                               13748.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.820                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 sys_clk                                                 0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.000     169.224         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     170.435 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     172.376         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     172.470 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058     173.528         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)

                                   tco                   0.329     173.857 r       fft_display_m0/timing_gen_xy_m0/vs_d1/Q (GTP_DFF)
                                   net (fanout=15)       0.810     174.667         wave0_vs         
                                                                                   N579/I3 (GTP_LUT4)
                                   td                    0.300     174.967 f       N579/Z (GTP_LUT4)
                                   net (fanout=2)        0.000     174.967         nt_vs_out        
                                                                           f       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                                 174.967         Logic Levels: 1  
                                                                                   Logic: 0.629ns(43.711%), Route: 0.810ns(56.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 sys_clk                                                 0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.000     171.426         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     172.637 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     174.578         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     174.667 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     175.680         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     175.680                          
 clock uncertainty                                      -0.150     175.530                          

 Setup time                                              0.034     175.564                          

 Data required time                                                175.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                175.564                          
 Data arrival time                                                 174.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.597                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.144         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     203.238 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=214)      1.058     204.296         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)

                                   tco                   0.323     204.619 f       fft_display_m0/timing_gen_xy_m0/vs_d1/Q (GTP_DFF)
                                   net (fanout=15)       0.810     205.429         wave0_vs         
                                                                                   N579/I3 (GTP_LUT4)
                                   td                    0.281     205.710 r       N579/Z (GTP_LUT4)
                                   net (fanout=2)        0.000     205.710         nt_vs_out        
                                                                           r       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                                 205.710         Logic Levels: 1  
                                                                                   Logic: 0.604ns(42.716%), Route: 0.810ns(57.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.149         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.238 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     204.251         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.251                          
 clock uncertainty                                       0.150     204.401                          

 Hold time                                               0.039     204.440                          

 Data required time                                                204.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.440                          
 Data arrival time                                                 205.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 sys_clk                                                 0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      84.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      85.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      87.764         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      87.855 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101      91.956         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      92.285 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      92.749         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  92.749         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 sys_clk                                                 0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.000      85.713         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      86.924 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      88.865         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      88.954 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      89.967         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      89.967                          
 clock uncertainty                                      -0.150      89.817                          

 Setup time                                              0.034      89.851                          

 Data required time                                                 89.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 89.851                          
 Data arrival time                                                  92.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 sys_clk                                                 0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      84.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      85.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      87.764         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      87.855 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101      91.956         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      92.285 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      92.749         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  92.749         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 sys_clk                                                 0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.000      85.713         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      86.924 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      88.865         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      88.954 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      89.967         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      89.967                          
 clock uncertainty                                      -0.150      89.817                          

 Setup time                                              0.034      89.851                          

 Data required time                                                 89.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 89.851                          
 Data arrival time                                                  92.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 sys_clk                                                 0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      84.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      85.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      87.764         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      87.855 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101      91.956         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      92.285 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      92.749         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  92.749         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 sys_clk                                                 0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.000      85.713         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      86.924 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      88.865         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      88.954 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      89.967         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      89.967                          
 clock uncertainty                                      -0.150      89.817                          

 Setup time                                              0.034      89.851                          

 Data required time                                                 89.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 89.851                          
 Data arrival time                                                  92.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.144         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     203.235 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     207.336         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     207.659 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     208.123         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 208.123         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.149         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.238 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     204.251         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.251                          
 clock uncertainty                                       0.150     204.401                          

 Hold time                                               0.047     204.448                          

 Data required time                                                204.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.448                          
 Data arrival time                                                 208.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.144         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     203.235 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     207.336         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     207.659 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     208.123         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 208.123         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.149         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.238 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     204.251         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.251                          
 clock uncertainty                                       0.150     204.401                          

 Hold time                                               0.047     204.448                          

 Data required time                                                204.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.448                          
 Data arrival time                                                 208.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  7.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.144         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     203.235 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     207.336         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     207.659 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     208.123         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 208.123         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     203.149         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.238 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     204.251         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.251                          
 clock uncertainty                                       0.150     204.401                          

 Hold time                                               0.047     204.448                          

 Data required time                                                204.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.448                          
 Data arrival time                                                 208.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.675                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/ddr_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      22.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/ddr_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      22.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/ddr_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      22.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2312)     2.729       9.969         I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.969         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.759%), Route: 2.729ns(89.241%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146      16.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.050                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2312)     2.729       9.969         I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.969         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.759%), Route: 2.729ns(89.241%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146      16.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.050                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2312)     2.729       9.969         I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.969         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.759%), Route: 2.729ns(89.241%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146      16.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.050                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.694 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.247         rstn_1ms[6]      
                                                                                   N703_10/I0 (GTP_LUT4)
                                   td                    0.290       5.537 f       N703_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.090         _N101967         
                                                                                   ms72xx_ctl/N0/I3 (GTP_LUT5)
                                   td                    0.279       6.369 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.922         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.922         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     103.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     104.365         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.365                          
 clock uncertainty                                      -0.150     104.215                          

 Recovery time                                          -0.542     103.673                          

 Data required time                                                103.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.673                          
 Data arrival time                                                   6.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.688 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.293         rstn_1ms[13]     
                                                                                   ms72xx_ctl/N0/I1 (GTP_LUT5)
                                   td                    0.433       5.726 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.279         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.279         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.246 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       4.365         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Removal time                                           -0.251       4.114                          

 Data required time                                                  4.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.114                          
 Data arrival time                                                   6.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     117.436         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.525 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     118.538         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)

                                   tco                   0.329     118.867 r       u_fifo_ctrl/in_vsync_t0/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605     119.472         u_fifo_ctrl/in_vsync_t0
                                                                                   u_fifo_ctrl/N52/I1 (GTP_LUT2)
                                   td                    0.209     119.681 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073     120.754         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                 120.754         Logic Levels: 1  
                                                                                   Logic: 0.538ns(24.278%), Route: 1.678ns(75.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     118.532         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.623 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     122.724         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000     122.724                          
 clock uncertainty                                      -0.150     122.574                          

 Recovery time                                          -0.542     122.032                          

 Data required time                                                122.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.032                          
 Data arrival time                                                 120.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     117.436         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.525 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     118.538         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)

                                   tco                   0.329     118.867 r       u_fifo_ctrl/in_vsync_t0/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605     119.472         u_fifo_ctrl/in_vsync_t0
                                                                                   u_fifo_ctrl/N52/I1 (GTP_LUT2)
                                   td                    0.209     119.681 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073     120.754         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                 120.754         Logic Levels: 1  
                                                                                   Logic: 0.538ns(24.278%), Route: 1.678ns(75.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     118.532         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.623 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     122.724         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     122.724                          
 clock uncertainty                                      -0.150     122.574                          

 Recovery time                                          -0.542     122.032                          

 Data required time                                                122.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.032                          
 Data arrival time                                                 120.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     117.436         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.525 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013     118.538         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)

                                   tco                   0.329     118.867 r       u_fifo_ctrl/in_vsync_t0/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605     119.472         u_fifo_ctrl/in_vsync_t0
                                                                                   u_fifo_ctrl/N52/I1 (GTP_LUT2)
                                   td                    0.209     119.681 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073     120.754         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                 120.754         Logic Levels: 1  
                                                                                   Logic: 0.538ns(24.278%), Route: 1.678ns(75.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     118.532         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.623 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101     122.724         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     122.724                          
 clock uncertainty                                      -0.150     122.574                          

 Recovery time                                          -0.542     122.032                          

 Data required time                                                122.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.032                          
 Data arrival time                                                 120.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.858
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/in_vsync_t/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.130         u_fifo_ctrl/in_vsync_t
                                                                                   u_fifo_ctrl/N52/I0 (GTP_LUT2)
                                   td                    0.221       5.351 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.588       6.939         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.939         Logic Levels: 1  
                                                                                   Logic: 0.544ns(20.261%), Route: 2.141ns(79.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.615       7.858         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       7.858                          
 clock uncertainty                                       0.150       8.008                          

 Removal time                                           -0.026       7.982                          

 Data required time                                                  7.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.982                          
 Data arrival time                                                   6.939                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/in_vsync_t/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.130         u_fifo_ctrl/in_vsync_t
                                                                                   u_fifo_ctrl/N52/I0 (GTP_LUT2)
                                   td                    0.221       5.351 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073       6.424         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.424         Logic Levels: 1  
                                                                                   Logic: 0.544ns(25.069%), Route: 1.626ns(74.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.150       7.494                          

 Removal time                                           -0.251       7.243                          

 Data required time                                                  7.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.243                          
 Data arrival time                                                   6.424                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.344
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/in_vsync_t/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.130         u_fifo_ctrl/in_vsync_t
                                                                                   u_fifo_ctrl/N52/I0 (GTP_LUT2)
                                   td                    0.221       5.351 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073       6.424         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.424         Logic Levels: 1  
                                                                                   Logic: 0.544ns(25.069%), Route: 1.626ns(74.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.101       7.344         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.344                          
 clock uncertainty                                       0.150       7.494                          

 Removal time                                           -0.251       7.243                          

 Data required time                                                  7.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.243                          
 Data arrival time                                                   6.424                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.819                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    4962.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    4966.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323    4967.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973    4968.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                4968.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    4963.162         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4963.251 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    4965.313         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    4965.313                          
 clock uncertainty                                      -0.150    4965.163                          

 Recovery time                                          -0.542    4964.621                          

 Data required time                                               4964.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.621                          
 Data arrival time                                                4968.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.586                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    4962.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    4966.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323    4967.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973    4968.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                4968.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    4963.162         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4963.251 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    4965.313         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    4965.313                          
 clock uncertainty                                      -0.150    4965.163                          

 Recovery time                                          -0.542    4964.621                          

 Data required time                                               4964.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.621                          
 Data arrival time                                                4968.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.586                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 sys_clk                                                 0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    4962.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4962.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4963.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4963.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4963.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4963.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    4966.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323    4967.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973    4968.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                4968.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 sys_clk                                                 0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.000    4960.010         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4961.221 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    4963.162         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    4963.251 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062    4965.313         clk_out_3        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    4965.313                          
 clock uncertainty                                      -0.150    4965.163                          

 Recovery time                                          -0.542    4964.621                          

 Data required time                                               4964.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.621                          
 Data arrival time                                                4968.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.586                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=100)      0.968       8.202         frame_read_write_m3/write_fifo_aclr
                                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(25.019%), Route: 0.968ns(74.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.303                          
 clock uncertainty                                       0.150       5.453                          

 Removal time                                           -0.251       5.202                          

 Data required time                                                  5.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.202                          
 Data arrival time                                                   8.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.000                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=100)      0.968       8.202         frame_read_write_m3/write_fifo_aclr
                                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(25.019%), Route: 0.968ns(74.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.303                          
 clock uncertainty                                       0.150       5.453                          

 Removal time                                           -0.251       5.202                          

 Data required time                                                  5.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.202                          
 Data arrival time                                                   8.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.000                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=100)      0.968       8.202         frame_read_write_m3/write_fifo_aclr
                                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(25.019%), Route: 0.968ns(74.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1142)     2.062       5.303         clk_out_3        
                                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.303                          
 clock uncertainty                                       0.150       5.453                          

 Removal time                                           -0.251       5.202                          

 Data required time                                                  5.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.202                          
 Data arrival time                                                   8.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.000                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/vsync_pulse/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/vsync_pulse/Q (GTP_DFF)
                                   net (fanout=126)      0.968       5.673         cmos_vsync_delay 
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   5.673         Logic Levels: 0  
                                                                                   Logic: 0.323ns(25.019%), Route: 0.968ns(74.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 sys_clk                                                 0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.423         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      40.634 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      42.575         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.666 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139      43.805         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.805                          
 clock uncertainty                                      -0.150      43.655                          

 Recovery time                                          -0.542      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                   5.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.440                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/vsync_pulse/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/vsync_pulse/Q (GTP_DFF)
                                   net (fanout=126)      0.968       5.673         cmos_vsync_delay 
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.673         Logic Levels: 0  
                                                                                   Logic: 0.323ns(25.019%), Route: 0.968ns(74.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 sys_clk                                                 0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.423         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      40.634 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      42.575         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.666 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139      43.805         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      43.805                          
 clock uncertainty                                      -0.150      43.655                          

 Recovery time                                          -0.542      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                   5.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.440                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/vsync_pulse/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/vsync_pulse/Q (GTP_DFF)
                                   net (fanout=126)      0.968       5.673         cmos_vsync_delay 
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   5.673         Logic Levels: 0  
                                                                                   Logic: 0.323ns(25.019%), Route: 0.968ns(74.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 sys_clk                                                 0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.423         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      40.634 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      42.575         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.666 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139      43.805         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      43.805                          
 clock uncertainty                                      -0.150      43.655                          

 Recovery time                                          -0.542      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                   5.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.440                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/vsync_pulse/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/vsync_pulse/Q (GTP_DFF)
                                   net (fanout=126)      1.482       6.187         cmos_vsync_delay 
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.187         Logic Levels: 0  
                                                                                   Logic: 0.323ns(17.895%), Route: 1.482ns(82.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653       4.896         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.896                          
 clock uncertainty                                       0.000       4.896                          

 Removal time                                           -0.053       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/vsync_pulse/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/vsync_pulse/Q (GTP_DFF)
                                   net (fanout=126)      1.482       6.187         cmos_vsync_delay 
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.187         Logic Levels: 0  
                                                                                   Logic: 0.323ns(17.895%), Route: 1.482ns(82.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653       4.896         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.896                          
 clock uncertainty                                       0.000       4.896                          

 Removal time                                           -0.053       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/CLK (GTP_DFF)
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.896
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139       4.382         cmos_pclk        
                                                                           r       camera_delay_inst/vsync_pulse/CLK (GTP_DFF)

                                   tco                   0.323       4.705 f       camera_delay_inst/vsync_pulse/Q (GTP_DFF)
                                   net (fanout=126)      1.482       6.187         cmos_vsync_delay 
                                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.187         Logic Levels: 0  
                                                                                   Logic: 0.323ns(17.895%), Route: 1.482ns(82.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.653       4.896         cmos_pclk        
                                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.896                          
 clock uncertainty                                       0.000       4.896                          

 Removal time                                           -0.053       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 sys_clk                                                 0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008     672.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     672.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     673.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     673.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     673.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     673.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146     676.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323     677.234 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973     678.207         frame_read_write_m3/read_fifo_aclr
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                 678.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 sys_clk                                                 0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.191         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.402 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     673.343         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     673.434 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139     674.573         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000     674.573                          
 clock uncertainty                                      -0.150     674.423                          

 Recovery time                                          -0.542     673.881                          

 Data required time                                                673.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.881                          
 Data arrival time                                                 678.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.326                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 sys_clk                                                 0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008     672.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     672.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     673.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     673.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     673.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     673.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146     676.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323     677.234 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973     678.207         frame_read_write_m3/read_fifo_aclr
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                 678.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 sys_clk                                                 0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.191         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.402 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     673.343         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     673.434 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139     674.573         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     674.573                          
 clock uncertainty                                      -0.150     674.423                          

 Recovery time                                          -0.542     673.881                          

 Data required time                                                673.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.881                          
 Data arrival time                                                 678.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.326                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 sys_clk                                                 0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008     672.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     672.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     673.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     673.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     673.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     673.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146     676.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323     677.234 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973     678.207         frame_read_write_m3/read_fifo_aclr
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                 678.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 sys_clk                                                 0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.000     670.191         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     671.402 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941     673.343         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     673.434 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139     674.573         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     674.573                          
 clock uncertainty                                      -0.150     674.423                          

 Recovery time                                          -0.542     673.881                          

 Data required time                                                673.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.881                          
 Data arrival time                                                 678.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.326                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 sys_clk                                                 0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2050.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    2052.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    2052.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    2053.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2053.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    2053.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    2053.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    2056.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323    2057.234 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973    2058.207         frame_read_write_m3/read_fifo_aclr
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                2058.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 sys_clk                                                 0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2049.996         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.207 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    2053.148         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2053.239 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    2054.378         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    2054.378                          
 clock uncertainty                                       0.150    2054.528                          

 Removal time                                           -0.251    2054.277                          

 Data required time                                               2054.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.277                          
 Data arrival time                                                2058.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.930                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 sys_clk                                                 0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2050.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    2052.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    2052.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    2053.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2053.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    2053.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    2053.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    2056.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323    2057.234 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973    2058.207         frame_read_write_m3/read_fifo_aclr
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                2058.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 sys_clk                                                 0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2049.996         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.207 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    2053.148         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2053.239 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    2054.378         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    2054.378                          
 clock uncertainty                                       0.150    2054.528                          

 Removal time                                           -0.251    2054.277                          

 Data required time                                               2054.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.277                          
 Data arrival time                                                2058.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.930                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 sys_clk                                                 0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2050.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008    2052.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    2052.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    2053.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2053.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    2053.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    2053.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146    2056.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323    2057.234 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973    2058.207         frame_read_write_m3/read_fifo_aclr
                                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                2058.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 sys_clk                                                 0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.000    2049.996         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    2051.207 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941    2053.148         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2053.239 r       video_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=252)      1.139    2054.378         cmos_pclk        
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    2054.378                          
 clock uncertainty                                       0.150    2054.528                          

 Removal time                                           -0.251    2054.277                          

 Data required time                                               2054.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.277                          
 Data arrival time                                                2058.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.930                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)
Endpoint    : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)

                                   tco                   0.323       2.983 f       buf_sfp1_2_u2/ch0_tx_rstn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       2.983         buf_sfp1_2_u2/ch0_tx_rstn
                                                                                   buf_sfp1_2_u2/N9/I (GTP_INV)
                                   td                    0.000       2.983 r       buf_sfp1_2_u2/N9/Z (GTP_INV)
                                   net (fanout=184)      1.537       4.520         buf_sfp1_2_u2/N9 
                                                                           r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   4.520         Logic Levels: 1  
                                                                                   Logic: 0.323ns(17.366%), Route: 1.537ns(82.634%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    1000.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1000.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196    1002.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1002.660                          
 clock uncertainty                                      -0.150    1002.510                          

 Recovery time                                          -0.122    1002.388                          

 Data required time                                               1002.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.388                          
 Data arrival time                                                   4.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.868                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)

                                   tco                   0.323       2.983 f       buf_sfp1_2_u2/ch0_tx_rstn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       2.983         buf_sfp1_2_u2/ch0_tx_rstn
                                                                                   buf_sfp1_2_u2/N9/I (GTP_INV)
                                   td                    0.000       2.983 r       buf_sfp1_2_u2/N9/Z (GTP_INV)
                                   net (fanout=184)      1.537       4.520         buf_sfp1_2_u2/N9 
                                                                           r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   4.520         Logic Levels: 1  
                                                                                   Logic: 0.323ns(17.366%), Route: 1.537ns(82.634%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    1000.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1000.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196    1002.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1002.660                          
 clock uncertainty                                      -0.150    1002.510                          

 Recovery time                                          -0.122    1002.388                          

 Data required time                                               1002.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.388                          
 Data arrival time                                                   4.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.868                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/ch0_tx_rstn/CLK (GTP_DFF)

                                   tco                   0.323       2.983 f       buf_sfp1_2_u2/ch0_tx_rstn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       2.983         buf_sfp1_2_u2/ch0_tx_rstn
                                                                                   buf_sfp1_2_u2/N9/I (GTP_INV)
                                   td                    0.000       2.983 r       buf_sfp1_2_u2/N9/Z (GTP_INV)
                                   net (fanout=184)      1.537       4.520         buf_sfp1_2_u2/N9 
                                                                           r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   4.520         Logic Levels: 1  
                                                                                   Logic: 0.323ns(17.366%), Route: 1.537ns(82.634%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    1000.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1000.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196    1002.660         gmii_rx_clk      
                                                                           r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1002.660                          
 clock uncertainty                                      -0.150    1002.510                          

 Recovery time                                          -0.122    1002.388                          

 Data required time                                               1002.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.388                          
 Data arrival time                                                   4.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.868                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : mac_test0/mac_top0/mac_rx0/c0/Crc[0]/P (GTP_DFF_PE)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.983 f       mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       3.713         mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       mac_test0/mac_top0/mac_rx0/c0/Crc[0]/P (GTP_DFF_PE)

 Data arrival time                                                   3.713         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/mac_rx0/c0/Crc[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Removal time                                           -0.251       2.409                          

 Data required time                                                  2.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.409                          
 Data arrival time                                                   3.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : mac_test0/mac_top0/mac_rx0/c0/Crc[1]/P (GTP_DFF_PE)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.983 f       mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       3.713         mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       mac_test0/mac_top0/mac_rx0/c0/Crc[1]/P (GTP_DFF_PE)

 Data arrival time                                                   3.713         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/mac_rx0/c0/Crc[1]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Removal time                                           -0.251       2.409                          

 Data required time                                                  2.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.409                          
 Data arrival time                                                   3.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : mac_test0/mac_top0/mac_rx0/c0/Crc[2]/P (GTP_DFF_PE)
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.983 f       mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       3.713         mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       mac_test0/mac_top0/mac_rx0/c0/Crc[2]/P (GTP_DFF_PE)

 Data arrival time                                                   3.713         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       0.464         util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       0.464 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2612)     2.196       2.660         gmii_rx_clk      
                                                                           r       mac_test0/mac_top0/mac_rx0/c0/Crc[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Removal time                                           -0.251       2.409                          

 Data required time                                                  2.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.409                          
 Data arrival time                                                   3.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)

                                   tco                   0.329       4.583 r       u_fifo_ctrl/in_vsync_t0/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.188         u_fifo_ctrl/in_vsync_t0
                                                                                   u_fifo_ctrl/N52/I1 (GTP_LUT2)
                                   td                    0.209       5.397 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073       6.470         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.470         Logic Levels: 1  
                                                                                   Logic: 0.538ns(24.278%), Route: 1.678ns(75.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      31.723         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.812 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      32.825         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      32.825                          
 clock uncertainty                                      -0.150      32.675                          

 Recovery time                                          -0.542      32.133                          

 Data required time                                                 32.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.133                          
 Data arrival time                                                   6.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)

                                   tco                   0.329       4.583 r       u_fifo_ctrl/in_vsync_t0/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.188         u_fifo_ctrl/in_vsync_t0
                                                                                   u_fifo_ctrl/N52/I1 (GTP_LUT2)
                                   td                    0.209       5.397 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073       6.470         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.470         Logic Levels: 1  
                                                                                   Logic: 0.538ns(24.278%), Route: 1.678ns(75.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      31.723         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.812 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      32.825         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.825                          
 clock uncertainty                                      -0.150      32.675                          

 Recovery time                                          -0.542      32.133                          

 Data required time                                                 32.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.133                          
 Data arrival time                                                   6.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t0/CLK (GTP_DFF_C)

                                   tco                   0.329       4.583 r       u_fifo_ctrl/in_vsync_t0/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.188         u_fifo_ctrl/in_vsync_t0
                                                                                   u_fifo_ctrl/N52/I1 (GTP_LUT2)
                                   td                    0.209       5.397 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073       6.470         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.470         Logic Levels: 1  
                                                                                   Logic: 0.538ns(24.278%), Route: 1.678ns(75.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941      31.723         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.812 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013      32.825         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.825                          
 clock uncertainty                                      -0.150      32.675                          

 Recovery time                                          -0.542      32.133                          

 Data required time                                                 32.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.133                          
 Data arrival time                                                   6.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/in_vsync_t/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.130         u_fifo_ctrl/in_vsync_t
                                                                                   u_fifo_ctrl/N52/I0 (GTP_LUT2)
                                   td                    0.221       5.351 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.588       6.939         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.939         Logic Levels: 1  
                                                                                   Logic: 0.544ns(20.261%), Route: 2.141ns(79.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.527       4.768         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Removal time                                           -0.053       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   6.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/in_vsync_t/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.130         u_fifo_ctrl/in_vsync_t
                                                                                   u_fifo_ctrl/N52/I0 (GTP_LUT2)
                                   td                    0.221       5.351 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.588       6.939         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.939         Logic Levels: 1  
                                                                                   Logic: 0.544ns(20.261%), Route: 2.141ns(79.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.527       4.768         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Removal time                                           -0.053       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   6.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.254
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)

                                   tco                   0.323       4.577 f       u_fifo_ctrl/in_vsync_t/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.130         u_fifo_ctrl/in_vsync_t
                                                                                   u_fifo_ctrl/N52/I0 (GTP_LUT2)
                                   td                    0.221       5.351 f       u_fifo_ctrl/N52/Z (GTP_LUT2)
                                   net (fanout=223)      1.073       6.424         u_fifo_ctrl/vsync_pulse
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.424         Logic Levels: 1  
                                                                                   Logic: 0.544ns(25.069%), Route: 1.626ns(74.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.241 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=176)      1.013       4.254         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.254                          
 clock uncertainty                                       0.000       4.254                          

 Removal time                                           -0.251       4.003                          

 Data required time                                                  4.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.003                          
 Data arrival time                                                   6.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.421                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5133)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172      11.236 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      12.327         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      15.130 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      15.130         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  15.130         Logic Levels: 2  
                                                                                   Logic: 3.304ns(40.200%), Route: 4.915ns(59.800%)
====================================================================================================

====================================================================================================

Startpoint  : da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : da_data_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.615       7.858         nt_da_clk        
                                                                           r       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063       9.921 f       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903      10.824         nt_da_data_out[0]
                                                                                   da_data_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      13.627 f       da_data_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.627         da_data_out[0]   
 da_data_out[0]                                                            f       da_data_out[0] (port)

 Data arrival time                                                  13.627         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : da_data_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=418)      1.941       3.152         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.243 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5513)     4.615       7.858         nt_da_clk        
                                                                           r       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063       9.921 f       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903      10.824         nt_da_data_out[1]
                                                                                   da_data_out_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      13.627 f       da_data_out_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.627         da_data_out[1]   
 da_data_out[1]                                                            f       da_data_out[1] (port)

 Data arrival time                                                  13.627         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[0] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[0]                                           0.000       0.000 r       ad_data_in[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[0]    
                                                                                   ad_data_in_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[0] 
                                                                           r       ad9280_sample_m0/adc_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[1] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[1]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[1]                                           0.000       0.000 r       ad_data_in[1] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[1]    
                                                                                   ad_data_in_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[1] 
                                                                           r       ad9280_sample_m0/adc_data_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[2] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[2]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[2]                                           0.000       0.000 r       ad_data_in[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[2]    
                                                                                   ad_data_in_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[2] 
                                                                           r       ad9280_sample_m0/adc_data_d0[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width                           frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           High Pulse Width                          frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.946       3.846           1.900           High Pulse Width                          u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.946       3.846           1.900           Low Pulse Width                           u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.946       3.846           1.900           High Pulse Width                          u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width                          fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 6.794       7.692           0.898           Low Pulse Width                           fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 6.794       7.692           0.898           High Pulse Width                          wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.227       3.365           1.138           Low Pulse Width                           rgb_to_ycbcr_m0/N29/CLK
 2.227       3.365           1.138           High Pulse Width                          rgb_to_ycbcr_m0/N29/CLK
 2.467       3.365           0.898           Low Pulse Width                           frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.813      19.711          0.898           High Pulse Width                          camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 18.813      19.711          0.898           High Pulse Width                          camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
 18.813      19.711          0.898           High Pulse Width                          camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA
====================================================================================================

{pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           Low Pulse Width                           util_gmii_to_rgmii_m0/gtp_ogddr1/RCLK
 498.483     500.000         1.517           High Pulse Width                          util_gmii_to_rgmii_m0/gtp_ogddr1/RCLK
 498.483     500.000         1.517           Low Pulse Width                           util_gmii_to_rgmii_m0/gtp_ogddr2/RCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.387      14.285          0.898           High Pulse Width                          u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 13.387      14.285          0.898           High Pulse Width                          u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 13.387      14.285          0.898           High Pulse Width                          wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                    
+------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/compile/top_comp.adf               
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi.fdc               
| Output     | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/synthesize/top_syn.adf             
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/synthesize/top_syn.vm              
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/synthesize/top_controlsets.txt     
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/synthesize/snr.db                  
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/synthesize/top.snr                 
+------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 933 MB
Total CPU time to synthesize completion : 0h:1m:18s
Process Total CPU time to synthesize completion : 0h:1m:23s
Total real time to synthesize completion : 0h:3m:8s
