[2025-09-17 19:04:01] START suite=cs trace=streaming_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2834008 heartbeat IPC: 3.529 cumulative IPC: 3.529 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5371955 heartbeat IPC: 3.94 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5371955 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5371955 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 18636510 heartbeat IPC: 0.7539 cumulative IPC: 0.7539 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 33481031 heartbeat IPC: 0.6736 cumulative IPC: 0.7115 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 49807265 heartbeat IPC: 0.6125 cumulative IPC: 0.6751 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 66451232 heartbeat IPC: 0.6008 cumulative IPC: 0.6549 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 81520140 heartbeat IPC: 0.6636 cumulative IPC: 0.6566 (Simulation time: 00 hr 08 min 40 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 98961075 heartbeat IPC: 0.5734 cumulative IPC: 0.6411 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 117495071 heartbeat IPC: 0.5395 cumulative IPC: 0.6243 (Simulation time: 00 hr 12 min 12 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 136531850 heartbeat IPC: 0.5253 cumulative IPC: 0.6099 (Simulation time: 00 hr 13 min 57 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 155701071 heartbeat IPC: 0.5217 cumulative IPC: 0.5987 (Simulation time: 00 hr 15 min 36 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 168832999 cumulative IPC: 0.5923 (Simulation time: 00 hr 17 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 168832999 cumulative IPC: 0.5923 (Simulation time: 00 hr 17 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5923 instructions: 100000001 cycles: 168832999
CPU 0 Branch Prediction Accuracy: 99.61% MPKI: 0.06823 Average ROB Occupancy at Mispredict: 1.025e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00664
BRANCH_INDIRECT: 0.0485
BRANCH_CONDITIONAL: 0.01309
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 268653
LQ_STALL: 0
SQ_STALL: 58702


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 204.9642
REPLAY_LOAD: 118.85602
NON_REPLAY_LOAD: 42.835117

== Total ==
ADDR_TRANS: 85880
REPLAY_LOAD: 90806
NON_REPLAY_LOAD: 91967

== Counts ==
ADDR_TRANS: 419
REPLAY_LOAD: 764
NON_REPLAY_LOAD: 2147

cpu0->cpu0_STLB TOTAL        ACCESS:    1561978 HIT:    1537640 MISS:      24338 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1561978 HIT:    1537640 MISS:      24338 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 392.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5764732 HIT:    4839639 MISS:     925093 MSHR_MERGE:     329839
cpu0->cpu0_L2C LOAD         ACCESS:    4383071 HIT:    4180340 MISS:     202731 MSHR_MERGE:      40330
cpu0->cpu0_L2C RFO          ACCESS:     252324 HIT:      83087 MISS:     169237 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     715444 HIT:     213345 MISS:     502099 MSHR_MERGE:     289506
cpu0->cpu0_L2C WRITE        ACCESS:     361210 HIT:     359463 MISS:       1747 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      52683 HIT:       3404 MISS:      49279 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     548683 ISSUED:     548683 USEFUL:     114725 USELESS:      47806
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.88 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12690893 HIT:    8029418 MISS:    4661475 MSHR_MERGE:     780835
cpu0->cpu0_L1I LOAD         ACCESS:   12690893 HIT:    8029418 MISS:    4661475 MSHR_MERGE:     780835
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25658703 HIT:   22976380 MISS:    2682323 MSHR_MERGE:    1708069
cpu0->cpu0_L1D LOAD         ACCESS:   14292690 HIT:   13451874 MISS:     840816 MSHR_MERGE:     338384
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2812852 HIT:    2286564 MISS:     526288 MSHR_MERGE:     359485
cpu0->cpu0_L1D WRITE        ACCESS:    8494608 HIT:    7232415 MISS:    1262193 MSHR_MERGE:    1009857
cpu0->cpu0_L1D TRANSLATION  ACCESS:      58553 HIT:       5527 MISS:      53026 MSHR_MERGE:        343
cpu0->cpu0_L1D PREFETCH REQUESTED:    2891398 ISSUED:    2812849 USEFUL:      90210 USELESS:      27423
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 57.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10363552 HIT:    9560339 MISS:     803213 MSHR_MERGE:     283913
cpu0->cpu0_ITLB LOAD         ACCESS:   10363552 HIT:    9560339 MISS:     803213 MSHR_MERGE:     283913
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.516 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22039226 HIT:   20728159 MISS:    1311067 MSHR_MERGE:     268389
cpu0->cpu0_DTLB LOAD         ACCESS:   22039226 HIT:   20728159 MISS:    1311067 MSHR_MERGE:     268389
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.87 cycles
cpu0->LLC TOTAL        ACCESS:     802145 HIT:     389574 MISS:     412571 MSHR_MERGE:      10707
cpu0->LLC LOAD         ACCESS:     162401 HIT:      64961 MISS:      97440 MSHR_MERGE:        239
cpu0->LLC RFO          ACCESS:     169234 HIT:      82752 MISS:      86482 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     212593 HIT:      24664 MISS:     187929 MSHR_MERGE:      10468
cpu0->LLC WRITE        ACCESS:     208638 HIT:     207604 MISS:       1034 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49279 HIT:       9593 MISS:      39686 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18004
  ROW_BUFFER_MISS:     382824
  AVG DBUS CONGESTED CYCLE: 4.998
Channel 0 WQ ROW_BUFFER_HIT:      16091
  ROW_BUFFER_MISS:      91100
  FULL:          0
Channel 0 REFRESHES ISSUED:      14070

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       901513       128878        20902        19331
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           69          163          654         8277
  STLB miss resolved @ L2C                0           38          290         1184         3794
  STLB miss resolved @ LLC                0           39          521         3565         7102
  STLB miss resolved @ MEM                0           35         1797         7476        30240

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             129342        32583       551202         4165         1585
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           14           29          133          295
  STLB miss resolved @ L2C                1            5           49           86          108
  STLB miss resolved @ LLC                0            3           71          358          225
  STLB miss resolved @ MEM                3            4          145          569         1282
[2025-09-17 19:21:24] END   suite=cs trace=streaming_phase1_core0 (rc=0)
