// Seed: 4040526761
module module_0 #(
    parameter id_5 = 32'd90
) (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3
);
  wire _id_5;
  reg id_6;
  wire ["" : id_5] id_7;
  always @(posedge 'b0 or negedge id_7) begin : LABEL_0
    id_6 <= id_5;
  end
  assign module_1.id_0 = 0;
  wire id_8;
  wire id_9;
  assign id_7 = id_1;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6
);
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_3
  );
endmodule
