// Seed: 28596524
macromodule module_0 (
    output wor id_0
);
  assign module_1.id_6 = 0;
  id_2(
      -1, id_0, id_3 * id_3
  );
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4
);
  tri id_6, id_7, id_8;
  or primCall (id_1, id_7, id_6, id_0, id_4, id_3);
  module_0 modCall_1 (id_1);
  assign id_7 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  module_2 modCall_1 (
      id_4,
      id_9
  );
  id_10(
      .id_0(), .id_1(id_3)
  ); id_11(
      .id_0(id_2), .id_1(id_3)
  );
  generate
    wire id_12 = id_3[1];
  endgenerate
endmodule
