
*** Running vivado
    with args -log Lab2_SoC_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab2_SoC_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Lab2_SoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
Command: link_design -top Lab2_SoC_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_axi_gpio_0_0/Lab2_SoC_axi_gpio_0_0.dcp' for cell 'Lab2_SoC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_processing_system7_0_0/Lab2_SoC_processing_system7_0_0.dcp' for cell 'Lab2_SoC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_rst_ps7_0_100M_0/Lab2_SoC_rst_ps7_0_100M_0.dcp' for cell 'Lab2_SoC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_auto_pc_0/Lab2_SoC_auto_pc_0.dcp' for cell 'Lab2_SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_processing_system7_0_0/Lab2_SoC_processing_system7_0_0.xdc] for cell 'Lab2_SoC_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_processing_system7_0_0/Lab2_SoC_processing_system7_0_0.xdc] for cell 'Lab2_SoC_i/processing_system7_0/inst'
Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_axi_gpio_0_0/Lab2_SoC_axi_gpio_0_0_board.xdc] for cell 'Lab2_SoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_axi_gpio_0_0/Lab2_SoC_axi_gpio_0_0_board.xdc] for cell 'Lab2_SoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_axi_gpio_0_0/Lab2_SoC_axi_gpio_0_0.xdc] for cell 'Lab2_SoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_axi_gpio_0_0/Lab2_SoC_axi_gpio_0_0.xdc] for cell 'Lab2_SoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_rst_ps7_0_100M_0/Lab2_SoC_rst_ps7_0_100M_0_board.xdc] for cell 'Lab2_SoC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_rst_ps7_0_100M_0/Lab2_SoC_rst_ps7_0_100M_0_board.xdc] for cell 'Lab2_SoC_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_rst_ps7_0_100M_0/Lab2_SoC_rst_ps7_0_100M_0.xdc] for cell 'Lab2_SoC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hasing/workspace/lab2/lab2.srcs/sources_1/bd/Lab2_SoC/ip/Lab2_SoC_rst_ps7_0_100M_0/Lab2_SoC_rst_ps7_0_100M_0.xdc] for cell 'Lab2_SoC_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1565.797 ; gain = 349.109 ; free physical = 6055 ; free virtual = 13500
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1607.812 ; gain = 42.016 ; free physical = 6048 ; free virtual = 13494
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca472144

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5661 ; free virtual = 13120
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23bd7fca4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5661 ; free virtual = 13120
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 160eee46e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5660 ; free virtual = 13120
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 264 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 160eee46e

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5660 ; free virtual = 13120
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 160eee46e

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5660 ; free virtual = 13120
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5660 ; free virtual = 13119
Ending Logic Optimization Task | Checksum: 22e3c73d7

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2037.297 ; gain = 0.000 ; free physical = 5660 ; free virtual = 13119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17e9a1467

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2037.301 ; gain = 0.004 ; free physical = 5659 ; free virtual = 13119
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 2037.301 ; gain = 471.504 ; free physical = 5659 ; free virtual = 13119
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2061.312 ; gain = 0.004 ; free physical = 5657 ; free virtual = 13118
INFO: [Common 17-1381] The checkpoint '/home/hasing/workspace/lab2/lab2.runs/impl_1/Lab2_SoC_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab2_SoC_wrapper_drc_opted.rpt -pb Lab2_SoC_wrapper_drc_opted.pb -rpx Lab2_SoC_wrapper_drc_opted.rpx
Command: report_drc -file Lab2_SoC_wrapper_drc_opted.rpt -pb Lab2_SoC_wrapper_drc_opted.pb -rpx Lab2_SoC_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hasing/workspace/lab2/lab2.runs/impl_1/Lab2_SoC_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2069.320 ; gain = 0.000 ; free physical = 5633 ; free virtual = 13093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15abbff77

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2069.320 ; gain = 0.000 ; free physical = 5633 ; free virtual = 13093
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2069.320 ; gain = 0.000 ; free physical = 5632 ; free virtual = 13093

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 45de614d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2069.320 ; gain = 0.000 ; free physical = 5643 ; free virtual = 13104

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1607d5e15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.324 ; gain = 3.004 ; free physical = 5638 ; free virtual = 13099

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1607d5e15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.324 ; gain = 3.004 ; free physical = 5638 ; free virtual = 13099
Phase 1 Placer Initialization | Checksum: 1607d5e15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.324 ; gain = 3.004 ; free physical = 5638 ; free virtual = 13099

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1360ebf30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5629 ; free virtual = 13089

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1360ebf30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5629 ; free virtual = 13089

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16df04a71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5628 ; free virtual = 13088

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cffcb61c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5628 ; free virtual = 13088

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cffcb61c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5628 ; free virtual = 13089

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27b57a8bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5625 ; free virtual = 13086

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 258a080f7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5625 ; free virtual = 13086

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 258a080f7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5625 ; free virtual = 13086
Phase 3 Detail Placement | Checksum: 258a080f7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5625 ; free virtual = 13086

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 155974e58

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 155974e58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5627 ; free virtual = 13087
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.255. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a0ff5f4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5626 ; free virtual = 13087
Phase 4.1 Post Commit Optimization | Checksum: 1a0ff5f4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5626 ; free virtual = 13087

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a0ff5f4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5627 ; free virtual = 13088

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a0ff5f4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5627 ; free virtual = 13088

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 23940d9e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5627 ; free virtual = 13088
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23940d9e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5627 ; free virtual = 13088
Ending Placer Task | Checksum: 19e7cb6d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5638 ; free virtual = 13098
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.336 ; gain = 27.016 ; free physical = 5638 ; free virtual = 13098
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2096.336 ; gain = 0.000 ; free physical = 5634 ; free virtual = 13098
INFO: [Common 17-1381] The checkpoint '/home/hasing/workspace/lab2/lab2.runs/impl_1/Lab2_SoC_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Lab2_SoC_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2096.336 ; gain = 0.000 ; free physical = 5623 ; free virtual = 13085
INFO: [runtcl-4] Executing : report_utilization -file Lab2_SoC_wrapper_utilization_placed.rpt -pb Lab2_SoC_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2096.336 ; gain = 0.000 ; free physical = 5634 ; free virtual = 13095
INFO: [runtcl-4] Executing : report_control_sets -file Lab2_SoC_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2096.336 ; gain = 0.000 ; free physical = 5634 ; free virtual = 13095
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bcffb084 ConstDB: 0 ShapeSum: e17d0655 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1253f26b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.000 ; gain = 118.664 ; free physical = 5492 ; free virtual = 12954
Post Restoration Checksum: NetGraph: 3fab62b NumContArr: e593c40 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1253f26b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.004 ; gain = 118.668 ; free physical = 5492 ; free virtual = 12954

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1253f26b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.000 ; gain = 119.664 ; free physical = 5478 ; free virtual = 12939

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1253f26b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.000 ; gain = 119.664 ; free physical = 5478 ; free virtual = 12939
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a94ed916

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5469 ; free virtual = 12931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.245  | TNS=0.000  | WHS=-0.145 | THS=-12.109|

Phase 2 Router Initialization | Checksum: b6dd766e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5468 ; free virtual = 12930

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 29e18f5f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.800  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 178b82c11

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.800  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ec1c1b49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933
Phase 4 Rip-up And Reroute | Checksum: ec1c1b49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ec1c1b49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ec1c1b49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933
Phase 5 Delay and Skew Optimization | Checksum: ec1c1b49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12933

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1511e81b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.950  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bc4a80b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12932
Phase 6 Post Hold Fix | Checksum: bc4a80b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12932

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.20291 %
  Global Horizontal Routing Utilization  = 0.197177 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117c22412

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5471 ; free virtual = 12932

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117c22412

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5469 ; free virtual = 12931

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1784ec408

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5469 ; free virtual = 12931

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.950  | TNS=0.000  | WHS=0.101  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1784ec408

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5469 ; free virtual = 12931
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5487 ; free virtual = 12948

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2243.055 ; gain = 146.719 ; free physical = 5487 ; free virtual = 12948
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2243.055 ; gain = 0.000 ; free physical = 5484 ; free virtual = 12949
INFO: [Common 17-1381] The checkpoint '/home/hasing/workspace/lab2/lab2.runs/impl_1/Lab2_SoC_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab2_SoC_wrapper_drc_routed.rpt -pb Lab2_SoC_wrapper_drc_routed.pb -rpx Lab2_SoC_wrapper_drc_routed.rpx
Command: report_drc -file Lab2_SoC_wrapper_drc_routed.rpt -pb Lab2_SoC_wrapper_drc_routed.pb -rpx Lab2_SoC_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hasing/workspace/lab2/lab2.runs/impl_1/Lab2_SoC_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab2_SoC_wrapper_methodology_drc_routed.rpt -pb Lab2_SoC_wrapper_methodology_drc_routed.pb -rpx Lab2_SoC_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Lab2_SoC_wrapper_methodology_drc_routed.rpt -pb Lab2_SoC_wrapper_methodology_drc_routed.pb -rpx Lab2_SoC_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hasing/workspace/lab2/lab2.runs/impl_1/Lab2_SoC_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab2_SoC_wrapper_power_routed.rpt -pb Lab2_SoC_wrapper_power_summary_routed.pb -rpx Lab2_SoC_wrapper_power_routed.rpx
Command: report_power -file Lab2_SoC_wrapper_power_routed.rpt -pb Lab2_SoC_wrapper_power_summary_routed.pb -rpx Lab2_SoC_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab2_SoC_wrapper_route_status.rpt -pb Lab2_SoC_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Lab2_SoC_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx Lab2_SoC_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab2_SoC_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab2_SoC_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force Lab2_SoC_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab2_SoC_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2591.371 ; gain = 292.273 ; free physical = 5443 ; free virtual = 12915
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 16:18:19 2018...
