\doxysection{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/stm32wl55xx.h File Reference}
\hypertarget{stm32wl55xx_8h}{}\label{stm32wl55xx_8h}\index{Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wl55xx.h@{Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wl55xx.h}}


CMSIS Cortex Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for stm32wl55xx devices.  


{\ttfamily \#include "{}core\+\_\+cm4.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32wlxx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structAES__TypeDef}{AES\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em AES hardware accelerator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCOMP__Common__TypeDef}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Async Interrupts and Events Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structGTZC__TZSC__TypeDef}{GTZC\+\_\+\+TZSC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Global Security Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structGTZC__TZIC__TypeDef}{GTZC\+\_\+\+TZIC\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structHSEM__TypeDef}{HSEM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em HW Semaphore HSEM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structHSEM__Common__TypeDef}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structIPCC__TypeDef}{IPCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/\+Processor Communication. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structPKA__TypeDef}{PKA\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Public Key Accelerator (PKA) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRSSLIB__pFunc__TypeDef}{RSSLIB\+\_\+p\+Func\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RSSLib function pointer structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__stm32wl55xx_ga1084887188d4039c39dc4d70e19ed378}{DUAL\+\_\+\+CORE}}
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~1U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gaddbae1a1b57539f398eb5546a17de8f6}{\+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~0U
\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_gad20e9db91e94c57a943054850e29af8c}{RTC\+\_\+\+BACKUP\+\_\+\+NB}}~20u
\begin{DoxyCompactList}\small\item\em RTC Specific device feature definitions. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__registers__structures_ga7a292396d5855d39672fe4aec8d58c6b}{RTC\+\_\+\+TAMP\+\_\+\+NB}}~3u
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gab35622770eecff774471844a593176f5}{SYSTEM\+\_\+\+FLASH\+\_\+\+BASE}}~0x1\+FFF0000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~0x20008000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}{FLASH\+\_\+\+SIZE}}~(((\texorpdfstring{$\ast$}{*}((uint32\+\_\+t \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}})) \& 0x\+FFFFU) $<$$<$ 10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gacf1c7f7eb345f8e1b617fd1b16320111}{SRAM1\+\_\+\+SIZE}}~0x00008000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}{SRAM2\+\_\+\+SIZE}}~0x00008000\+UL
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga148a5fd1bea09c76ca35bc65fd878daf}{RSSLIB\+\_\+\+PFUNC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab35622770eecff774471844a593176f5}{SYSTEM\+\_\+\+FLASH\+\_\+\+BASE}} + 0x00003\+A00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga19ec3af1dfdd2894a57864e5aa2d650b}{OTP\+\_\+\+AREA\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab35622770eecff774471844a593176f5}{SYSTEM\+\_\+\+FLASH\+\_\+\+BASE}} + 0x00007000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga2136cc3c557ec73c07f981c3d0b89f49}{ENGI\+\_\+\+BYTES\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab35622770eecff774471844a593176f5}{SYSTEM\+\_\+\+FLASH\+\_\+\+BASE}} + 0x00007400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga5ff16ebf3cb918d88d2703d11b4fbd74}{OPTION\+\_\+\+BYTES\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab35622770eecff774471844a593176f5}{SYSTEM\+\_\+\+FLASH\+\_\+\+BASE}} + 0x00007800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga2136cc3c557ec73c07f981c3d0b89f49}{ENGI\+\_\+\+BYTES\+\_\+\+BASE}} + 0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gabc07c2f08504c1b41274e4e55ae57e25}{UID64\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga2136cc3c557ec73c07f981c3d0b89f49}{ENGI\+\_\+\+BYTES\+\_\+\+BASE}} + 0x00000180\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga2136cc3c557ec73c07f981c3d0b89f49}{ENGI\+\_\+\+BYTES\+\_\+\+BASE}} + 0x00000190\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga2136cc3c557ec73c07f981c3d0b89f49}{ENGI\+\_\+\+BYTES\+\_\+\+BASE}} + 0x000001\+E0\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaa3d08477cde132f1f20d1ea5bbf67ac2}{SYSTEM\+\_\+\+MEMORY\+\_\+\+END\+\_\+\+ADDR}}~(0x1\+FFF6\+FFFUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga3a35815d6a2ee963ad77302d5bbf43de}{OTP\+\_\+\+AREA\+\_\+\+END\+\_\+\+ADDR}}~(0x1\+FFF73\+FFUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga095fdca1bad2c8db687b92d5dfa22d04}{ENGI\+\_\+\+BYTE\+\_\+\+END\+\_\+\+ADDR}}~(0x1\+FFF77\+FFUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga64ef48ca8fa11372812dab820cf32b9c}{OPTION\+\_\+\+BYTE\+\_\+\+END\+\_\+\+ADDR}}~(0x1\+FFF7\+FFFUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x18000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gabd3b323bd62452ea4ac176bc88ea3ea5}{APB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x18010000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00002800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00002\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00003800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00004400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00005400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00005800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00005\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00007400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00007\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00008000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00009400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{LPTIM3\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x00009800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0000\+B000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00000200\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00000204\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00002400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga9492043c7185155e1faf075a5c6dd671}{ADC\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00002708\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00002\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00003800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00004400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x00004800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x00000800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0000001\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000044\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000058\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0000006\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0000001\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x00000044\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x00000058\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0000006\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0000000\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000014\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000018\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0000001\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000024\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000028\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0000002\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000034\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000104\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000108\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0000010\+CUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000140\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00001\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00001400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00001800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga7399e83ebf73f4bb138963d04eb9e2bc}{PKA\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga8311d9a635d57a643676ca37bf461dd3}{FLASH\+\_\+\+REG\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaee52ff501f1597677d8b5bae1e366b79}{GTZC\+\_\+\+TZSC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00004400\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4a35a8d3629e4520a391715d23b1ba34}{GTZC\+\_\+\+TZIC\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00004800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga5b6f2197329ce798974feb54043f53c7}{SUBGHZSPI\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_gabd3b323bd62452ea4ac176bc88ea3ea5}{APB3\+PERIPH\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~(0x\+E0042000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}{LPTIM3}}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{LPTIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}{TAMP}}~((\mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}{VREFBUF}}~((\mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{structCOMP__Common__TypeDef}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga435a3a89417f788d4d23f161c01bda5f}{ADC\+\_\+\+COMMON}}~((\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9492043c7185155e1faf075a5c6dd671}{ADC\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}{DMAMUX1}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}{DMAMUX1\+\_\+\+Channel0}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}{DMAMUX1\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}{DMAMUX1\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}{DMAMUX1\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}{DMAMUX1\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga78334be34430180aad55371ed13c72e2}{DMAMUX1\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}{DMAMUX1\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}{DMAMUX1\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}{DMAMUX1\+\_\+\+Channel8}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}{DMAMUX1\+\_\+\+Channel9}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}{DMAMUX1\+\_\+\+Channel10}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}{DMAMUX1\+\_\+\+Channel11}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}{DMAMUX1\+\_\+\+Channel12}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}{DMAMUX1\+\_\+\+Channel13}}~((\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}{DMAMUX1\+\_\+\+Request\+Generator0}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}{DMAMUX1\+\_\+\+Request\+Generator1}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}{DMAMUX1\+\_\+\+Request\+Generator2}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}{DMAMUX1\+\_\+\+Request\+Generator3}}~((\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}{DMAMUX1\+\_\+\+Channel\+Status}}~((\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}{DMAMUX1\+\_\+\+Request\+Gen\+Status}}~((\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}{AES}}~((\mbox{\hyperlink{structAES__TypeDef}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3cf4a942a0f57a11ab00e32fa4056a86}{IPCC}}~((\mbox{\hyperlink{structIPCC__TypeDef}{IPCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga84373f4102fac9867ef4502dd1e51da6}{IPCC\+\_\+\+C1}}~((\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4b95c5f87931d83a2a6cf8d41e627bd7}{IPCC\+\_\+\+C2}}~((\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} \texorpdfstring{$\ast$}{*}) (\mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{IPCC\+\_\+\+BASE}} + 0x10U))
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}}~((\mbox{\hyperlink{structHSEM__TypeDef}{HSEM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}{HSEM\+\_\+\+COMMON}}~((\mbox{\hyperlink{structHSEM__Common__TypeDef}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) (\mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}} + 0x100U))
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga1a9e163bcec0f01c07cc900db2a85642}{PKA}}~((\mbox{\hyperlink{structPKA__TypeDef}{PKA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga7399e83ebf73f4bb138963d04eb9e2bc}{PKA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga8311d9a635d57a643676ca37bf461dd3}{FLASH\+\_\+\+REG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf62df81298d4766de5e0524d112eed67}{GTZC\+\_\+\+TZSC}}~((\mbox{\hyperlink{structGTZC__TZSC__TypeDef}{GTZC\+\_\+\+TZSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_gaee52ff501f1597677d8b5bae1e366b79}{GTZC\+\_\+\+TZSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf31b243788cdeb832318f5faf20e8acb}{GTZC\+\_\+\+TZIC}}~((\mbox{\hyperlink{structGTZC__TZIC__TypeDef}{GTZC\+\_\+\+TZIC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4a35a8d3629e4520a391715d23b1ba34}{GTZC\+\_\+\+TZIC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga0b2c09e52de41b2ddeec0e1d7830ce70}{SUBGHZSPI}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga5b6f2197329ce798974feb54043f53c7}{SUBGHZSPI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Hardware__Constant__Definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~130U
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19c4fef6f7378b0add98d47391bb9cd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19c4fef6f7378b0add98d47391bb9cd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{ADC\+\_\+\+ISR\+\_\+\+ADRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad6d6d7f86820ba6a5601ce928859372}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad6d6d7f86820ba6a5601ce928859372}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0383b50a0b7c34b07143b4babf541f4a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0383b50a0b7c34b07143b4babf541f4a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2abd0a8f62130cb6ad98665158cfd5c}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2abd0a8f62130cb6ad98665158cfd5c}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdbc3d6b8db4b5680d83ad61b6484d4}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdbc3d6b8db4b5680d83ad61b6484d4}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ec99e5d3bc6d63237978753b8f4e5fb}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ec99e5d3bc6d63237978753b8f4e5fb}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a11e5b28a1002826ef26b0b272b239}{ADC\+\_\+\+ISR\+\_\+\+AWD1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a97bdc9663ce09aec4255a0b195293d}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a97bdc9663ce09aec4255a0b195293d}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914b7e03179cd60a8f24b3779b6bb696}{ADC\+\_\+\+ISR\+\_\+\+AWD2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6800606914bab819905dd54bb7132928}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6800606914bab819905dd54bb7132928}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{ADC\+\_\+\+ISR\+\_\+\+AWD3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bd284ec4791f4d9bfae70f50716ae9d}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afa449f0271f892a4aca29982b00942}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bd284ec4791f4d9bfae70f50716ae9d}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ef7277f6218ee3af4df1d57658031d}{ADC\+\_\+\+ISR\+\_\+\+EOCAL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afa449f0271f892a4aca29982b00942}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc2e31fedfc41546232aa839dfc7af67}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad17078bd7c7df4cc1cb5efef0b0faff0}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc2e31fedfc41546232aa839dfc7af67}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbe035d79db441a2919bea151661724e}{ADC\+\_\+\+ISR\+\_\+\+CCRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad17078bd7c7df4cc1cb5efef0b0faff0}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeccda127223b6b216f423d43b9467c3a}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeccda127223b6b216f423d43b9467c3a}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b4712f97cc8cb749debb6ecb09c69c}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b4712f97cc8cb749debb6ecb09c69c}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada2e1b245365e1e24c2e7659a0b6f65c}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada2e1b245365e1e24c2e7659a0b6f65c}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b2bd2c0f26782ff0dd2177f329ced50}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b2bd2c0f26782ff0dd2177f329ced50}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a3d46ce8771a632ba8371bbf060ffc9}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a3d46ce8771a632ba8371bbf060ffc9}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f24b791120130865b6bd81bb051350c}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f24b791120130865b6bd81bb051350c}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45fad178efb22e7bde70bed64dbc640f}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45fad178efb22e7bde70bed64dbc640f}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1007214aed4912e62c43ca0efc2d55d}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1007214aed4912e62c43ca0efc2d55d}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9176efed35adfa1e8da1f2360def0b}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecbfc233719ee59bdc4f563a8e7080e0}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9176efed35adfa1e8da1f2360def0b}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0afd44270f6be28d8bab84d7bb6cbbb}{ADC\+\_\+\+IER\+\_\+\+EOCALIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecbfc233719ee59bdc4f563a8e7080e0}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2f78f5315ee2d63c4ca734e85d59e49}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae93505b703e8f92e1edc4bc8bfe4a7e3}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2f78f5315ee2d63c4ca734e85d59e49}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef815c52e9a597a5269a1831ad59d52}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae93505b703e8f92e1edc4bc8bfe4a7e3}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababb1708515c068f7551691c855032e1}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababb1708515c068f7551691c855032e1}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fd40135f101178cb34f7b44cfa70d20}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fd40135f101178cb34f7b44cfa70d20}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\+\_\+\+CR\+\_\+\+ADDIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ee3b14e6b8c22f2abf7b4990d12181}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ee3b14e6b8c22f2abf7b4990d12181}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\+\_\+\+CR\+\_\+\+ADSTART}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ffa93cc8555d8d083dc9c0f34b3b81}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ffa93cc8555d8d083dc9c0f34b3b81}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\+\_\+\+CR\+\_\+\+ADSTP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ca6812db3fec59db7d200ac442f083e}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ca6812db3fec59db7d200ac442f083e}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4930e9200637ddd5530b0b56f7667874}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4930e9200637ddd5530b0b56f7667874}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\+\_\+\+CR\+\_\+\+ADCAL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf353641c15a19c5580ba68b903a17ce9}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f5b4a43c49576c2cf94ee945f1bf1a}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf353641c15a19c5580ba68b903a17ce9}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1466dacc8afdc2a11ed1d10720834c0f}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f5b4a43c49576c2cf94ee945f1bf1a}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836d6591db0cae6a1e93358b452b0fc}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a2d12984ea98654c3ba5ee3dbde924}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836d6591db0cae6a1e93358b452b0fc}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab698a32d964b2c094ba4d42931c21068}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a2d12984ea98654c3ba5ee3dbde924}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc34a24052ed0a9419951c5f80223bcc}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414db6f840ab53499a7ccca07ea07bec}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc34a24052ed0a9419951c5f80223bcc}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga138c4d67e5735326ffc922409f3fc8f4}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414db6f840ab53499a7ccca07ea07bec}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa236546999710afa33d9210b96723489}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\+\_\+\+CFGR1\+\_\+\+RES}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa236546999710afa33d9210b96723489}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa09ba21ff2817d7633982748c7afe8ff}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3540c4cec0b318ccc71dfa1317b4f659}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf10e4fc871ad35c69f3ca9c16934d46}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa426b1457baaefc8d6e9eedd0f4f9b4b}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf10e4fc871ad35c69f3ca9c16934d46}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d91913f0fe8acb7a07de52505a1fa7}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa426b1457baaefc8d6e9eedd0f4f9b4b}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5bf4fd10475fc722aaa40e42c2e57ee}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01460f832e7bd04e150f86425aa922dd}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5bf4fd10475fc722aaa40e42c2e57ee}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd08752ec8996d12b0dbf1b555f4a67f}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf417f2e3a6ca8d741d074fc2734e3b9d}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17d8e6d4b42e73e1d753b1340dc76499}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc48e957d935d791a767c763b9225832}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17d8e6d4b42e73e1d753b1340dc76499}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bd587c78699a50b76f5e33f867285c2}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf280aa8043f44ba5af39f6d9381169a1}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06f77aa2a6bf622f0da6787ce30524b3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e34c3acc2cc1cca03427bd9fabb53a3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06f77aa2a6bf622f0da6787ce30524b3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbd980c2b24383afb370bfe69860064f}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e34c3acc2cc1cca03427bd9fabb53a3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72d526f71d005912ada748371aec6843}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599ae2f682f21f719d888080fee9fdc0}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72d526f71d005912ada748371aec6843}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a68ef1ef5f97552db10e8a4303eb0a2}{ADC\+\_\+\+CFGR1\+\_\+\+CONT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599ae2f682f21f719d888080fee9fdc0}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29d73b0d6253711bbe135364a80db887}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea3149a99b68b2ac694e1875a74e312e}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29d73b0d6253711bbe135364a80db887}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe986e2a65282b01053839f8c0877a3}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea3149a99b68b2ac694e1875a74e312e}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58fcdd459cb72e91916c99b10cf3f3d4}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga224daf2e65e108b177316de51f1c4128}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58fcdd459cb72e91916c99b10cf3f3d4}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff56271bc473179a89b075fda664512}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga224daf2e65e108b177316de51f1c4128}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1790fef0e8babfe323926e319ddd2383}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdbef648fff668b8ef05c1f4453fbc26}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1790fef0e8babfe323926e319ddd2383}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae26a4779335193192049e1d58e3b2718}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdbef648fff668b8ef05c1f4453fbc26}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e384278bd5f46638e42f9c7c2eb3656}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89c98ee6bb5ca54a9df0d59c7328699b}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e384278bd5f46638e42f9c7c2eb3656}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b734cd2a8fc8b538e21c54d2d147588}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89c98ee6bb5ca54a9df0d59c7328699b}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70661171b8f495104da9615b59bc262b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bfc565e78991b785ab151925d49983e}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70661171b8f495104da9615b59bc262b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697af08860622dd7b88c9d3038456ba5}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bfc565e78991b785ab151925d49983e}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c739291479827235c77f00b5245703}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf44dced71b82895b090a7fb69ebe2caf}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c739291479827235c77f00b5245703}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9773f646ed95db8219dc935e15bffa5}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf44dced71b82895b090a7fb69ebe2caf}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39dac7fe90fe780d6751f0ba461df49b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad806d97ed9f53a934977b9cf445358c2}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39dac7fe90fe780d6751f0ba461df49b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c83c3b6679def98fbf913d63349fb3b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ba31e1f4b86c28064b65207c93aebb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17bc65dbcb2831367b0ba9ae576d399}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a4d73c4e0f2618a3f96ed466ae21de}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8bcca7b89fce298d3556714882f6e78}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaae3b7cd60e4a750ccd29d94a25af10}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae927e335f0655f62963701c2e6b3e1b7}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaae3b7cd60e4a750ccd29d94a25af10}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e1dc72f01498bc1cce5f6b4f264d4a}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae927e335f0655f62963701c2e6b3e1b7}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0adfdadcfedd26ab04b6e4ccf1f0ab94}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dda3542c2579fa9e5d5cd3c3d9b3d01}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a80cacb01dd07755248ff3dae0874d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e1712d2987a07d2528fd206ec954f4}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e9ee15e9b10f3779135ffde6acb4b3}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42d6903b72afd52ffc65a95f94a8b248}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cd1d224d98b9396e1f037715639c7f}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce5c038e6108763bd5b19c63cf701be}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad44529c7fb88fa7b386b36a765c662ba}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce5c038e6108763bd5b19c63cf701be}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabccbaa9e3439cfaffa47678e11f403a6}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad44529c7fb88fa7b386b36a765c662ba}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4c94a0bbd139cde02c941c9b6c319ec}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f83ccd902e8529373beb73f0e87509}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4c94a0bbd139cde02c941c9b6c319ec}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab72f7bcc4fcd0dadb2535c4511f7543c}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f83ccd902e8529373beb73f0e87509}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53371bbd6f4a55732ba953e91cb83e0c}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5821334c58af9ea7fa1205c1459f5a3a}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53371bbd6f4a55732ba953e91cb83e0c}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8d90fdb7639030c0816d24f27cad4b}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8603cb9fe211cb7cda8b29049dcde908}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad03980a9f04b23a9877202e1233f4458}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga270278a16f7de9d31f3dc6fd2b75d3e8}{ADC\+\_\+\+SMPR\+\_\+\+SMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad03980a9f04b23a9877202e1233f4458}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50e9986858ee9dda63b5878bb9f38b9e}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa052848610852831aea3ceff067e2444}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f633c00e773a9b3f4eff46f814b9405}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600f0a23a1f743f416d2ee164da88b50}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga072a59d72169522f5ed3f0bfc89c0c6d}{ADC\+\_\+\+SMPR\+\_\+\+SMP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600f0a23a1f743f416d2ee164da88b50}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga383a8f94dffc417e2ce1e37a4caba60a}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98f6e28d3c786eda0b4330c5bf6d7d29}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e58592e8532faa30f50b6ea794f0b20}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a53aa3876d7196cde602673094bb5d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eaca58ead0a93abe9a83c0306d92a3d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a53aa3876d7196cde602673094bb5d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066fc358907b789a177540db9be1adbc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eaca58ead0a93abe9a83c0306d92a3d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaca05c8c3c24611cd48d438af661bfb5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf327b8a7f5c9b09e99cca8b69915f74}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaca05c8c3c24611cd48d438af661bfb5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6a7afce171d47d934e3ba4c184930ed}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf327b8a7f5c9b09e99cca8b69915f74}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67b37036d5bac13f572af9f5f42f179a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5d82acb900897b0d465bfd3b1e55fff}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67b37036d5bac13f572af9f5f42f179a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f416ec0e6f348757d0dd252b634377}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5d82acb900897b0d465bfd3b1e55fff}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5c89830719bb6ac7203e17cf1f88b5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2599d9f34392c541baea2d7891267a6}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5c89830719bb6ac7203e17cf1f88b5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8380d6152ddd577db418e63e4cd13048}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2599d9f34392c541baea2d7891267a6}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07db4b23be3781dacce0658cdd5156a7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0b8c1f8f98c5287fe2701f5a79f31f9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07db4b23be3781dacce0658cdd5156a7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd03523c1a292bb486ade83437dc6dcc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0b8c1f8f98c5287fe2701f5a79f31f9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46895ce373f8401fdab91cdd55204482}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e762d6d24c464f602999152beef9190}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46895ce373f8401fdab91cdd55204482}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb71bc24f6fda8d0a3d1e91d0b3906b}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e762d6d24c464f602999152beef9190}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d9fc9106348dad5f433a391275515f4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b36bc76475041c92ad28b9d7e46adf}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d9fc9106348dad5f433a391275515f4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bf290b5feb9bbc6b1c9aad410b545b8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b36bc76475041c92ad28b9d7e46adf}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96e9fb0306ed16a3d3a7da817106514d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8aa237d42002fb5357fc228f1257765}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96e9fb0306ed16a3d3a7da817106514d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c61c60c1ae6c79e36be0c5169453fe0}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8aa237d42002fb5357fc228f1257765}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe96f56f780aa0e426f31c2d3612c96c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675d624bf172ee54801700d3b0552eb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe96f56f780aa0e426f31c2d3612c96c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8fa3268e71baecf47d8002cdcbe9052}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675d624bf172ee54801700d3b0552eb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdb4dc8d3a310e3015b08ab749706cd7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba6304ae63dc637feb2f5d5cd6eac905}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdb4dc8d3a310e3015b08ab749706cd7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab01184cffcef63e7f8fb9c30f523d3f7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba6304ae63dc637feb2f5d5cd6eac905}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga768af82456112e453c49a0bf59893fbc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga901eb2ee943cc2c7920ec07c14bd3504}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga768af82456112e453c49a0bf59893fbc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga408a0a8994b9f8beb40f7104de37cf30}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga901eb2ee943cc2c7920ec07c14bd3504}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06311bba8ce357e8031835420cdafb87}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c67c26052c919d65376f1b81e81468}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06311bba8ce357e8031835420cdafb87}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac1b86f7cfbb30d7006cb456646aae4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c67c26052c919d65376f1b81e81468}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f48a18e4a965ae5fa790a45664407c9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8930753c68df4e2bf2b9848271d5fcf7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f48a18e4a965ae5fa790a45664407c9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bd75975886873e269cae4ffd2f9ef9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8930753c68df4e2bf2b9848271d5fcf7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9584de67f8bc4581559afb9eafd0efc8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0651038638c57447c4856072d5615d8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9584de67f8bc4581559afb9eafd0efc8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4d7a8eb97eb51ed381e9a6e0c109485}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0651038638c57447c4856072d5615d8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c8c3c46633523206ea430ebbf478ace}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19b73ae816d5634b0ab94d33f3763fb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c8c3c46633523206ea430ebbf478ace}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad5ebe795a58f8fa6a3602f5a083de7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19b73ae816d5634b0ab94d33f3763fb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fcd1e7bc4ce025a50f7a5d7c5e2f19}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1392a93529bd16ff68a7b523ed010d8a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fcd1e7bc4ce025a50f7a5d7c5e2f19}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d67211debb2509b6a9ce641166d6699}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1392a93529bd16ff68a7b523ed010d8a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cc724499e44e6cf690a635350f44864}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12cfe206f03dab77665d78df0c9ed4a4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cc724499e44e6cf690a635350f44864}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3773cbfc71fe23eefeaaedb91062c40}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12cfe206f03dab77665d78df0c9ed4a4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04787aeebe5b916182faafb25f29e24c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a01918ebcf679e1e8dca531c5d62e77}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04787aeebe5b916182faafb25f29e24c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81db721ea44314691e098f760ea44735}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a01918ebcf679e1e8dca531c5d62e77}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16116176ee635697e7a822a9181f9a4e}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4310a0a53dac73b5588c763d4e02fcf9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16116176ee635697e7a822a9181f9a4e}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72ff33695912c3ef1d69d5970749a094}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4310a0a53dac73b5588c763d4e02fcf9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ae8c5196727979bfdb50a35d4d18545}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\+\_\+\+TR1\+\_\+\+LT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ae8c5196727979bfdb50a35d4d18545}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9da7b993b06b77effba5f2f411b5eef9}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aae1040f7730eaa0e187e51564c8c1e}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fa676b8632fc1481ea7eea37949d1f1}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2eab5c680ef57576cb899b7a3ea85be}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b491b417bf3c634fa457479cf60d04}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52262a8d95b8a14748dcc72b6ea96aaa}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae3990d7c9b211b93d4bad5de08fa02c}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa104e1362b305a5ca7f4ef659ade3902}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga928806f57017847b5e7339a0a5f12dd8}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d05c654d328d3707ed3e342a6bb2a09}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabed073de1c8c1750e2b7bf83f433add0}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5af7fc08b67c8e7b4a783dfc0d8b64a}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa397c121d125dcbe3a686585064873b7}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\+\_\+\+TR1\+\_\+\+HT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa397c121d125dcbe3a686585064873b7}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7810b13d98a10a6a0c0f42ec4d6c4f8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75b052c1fa80b353a3e568d18f9bdf2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4a9d7a6c932a1161cae22bbd2c6345a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83aede5882699c1a14de192a9c9e2ff2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3273f19057accc4fa63f243c778f306a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0aa4102b39935decbe2dc083e587c5}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a957eeed81169f2aa46d86bfd24e5a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5b90376957036f86287ff09a5a7b91}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9961fcd4c1edf4fd76e422d814872da0}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga778c964be610134e2f6ce2c7b7165512}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0460165b5a95af7ccadc8971ac7c5df8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf69af30215febb5942d58939fed114}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20840a5fcb23b91a8ac686e887d7d144}{ADC\+\_\+\+TR2\+\_\+\+LT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34ecb878d29b2299faafb578852f8a47}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3179a92dfb4f62017fd6dca5e7e47a0a}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508f2fd314abce9d0fd12a49f97cbe9d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52de181b6536eedc3c69bf8c1d21084d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de4fd6ca585fa9a9089b66d7c49c597}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d52b371e77f5d5946e086863a07b8d2}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga077bff6b42847a0b971b72c917b99cd8}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b77e5627dda6befdd9c78ce2a33bed5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0660c27ef2358b98c55e3b63334ac6e2}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7de3c5392a6d986117054483e2e98d4}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae54958a3a11f2fc76aba44278de047a}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3e3830580ec14350d1218b05ed8d034}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb94e3f590b0b6f35f94a4f67b03a317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066b14e08b2f66cf148d43c61c68771f}{ADC\+\_\+\+TR2\+\_\+\+HT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb94e3f590b0b6f35f94a4f67b03a317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b3b1e829f61faaae29c3c2dda23eef}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga026f0d39dff596f96ba18389e3e83c81}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50c72193f37168c1cae5eef1df911935}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2d41cb39ae353cdb6f3cb1a171a666a}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb10f68b1827b5e65ed2a9caa71ee0db}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga763c3cdad0768b82ce8f32367a2d8aa5}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga845afafcc3c1121253967b5b565dd317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bea36851c36dc6ff4f6bac11629c5d8}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad12069d839ee801af140011156b654}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa391e3935c52fb95d27db3bc1ba3013d}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga105998f6755e1ad088feda981062c578}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20edd34d5921132795655bcae86b83ec}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18d7d7277652dd4c2f070106dd993ee4}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b59d55fef67e80101e5c2a1772ec50d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18d7d7277652dd4c2f070106dd993ee4}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ca21fba6d475be2101310ee709e3434}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b59d55fef67e80101e5c2a1772ec50d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6b18ec9ebd4c9e95efd1a300f7c4cde}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b46d6cc9802bd5df7500709d562bc3d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6b18ec9ebd4c9e95efd1a300f7c4cde}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec0461a534becec3c117d67abeb386b4}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b46d6cc9802bd5df7500709d562bc3d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04830d32a93a58406b973870165d79ff}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91cd489db1657f1ae26345e3ebcaa162}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04830d32a93a58406b973870165d79ff}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dfc51c25f28841ceffb83ba992d07c5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91cd489db1657f1ae26345e3ebcaa162}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga478c951d01f1db2222c62298a4e4b00f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12f2987b60396f53ee2968a18fbfbf06}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga478c951d01f1db2222c62298a4e4b00f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab84928f30f310c5995fda17d09356caa}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12f2987b60396f53ee2968a18fbfbf06}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac594f5ffe6a55d45a0c2421c847f0b70}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f6c6ae7886562fb1ee5c74e5dcebcf}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac594f5ffe6a55d45a0c2421c847f0b70}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5b84d83a703faf41021f5aed1b08d1f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f6c6ae7886562fb1ee5c74e5dcebcf}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9712cbe5717263afd082e605ad256d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f05a1fce3fb5a476a3d6a1efa7e0f5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9712cbe5717263afd082e605ad256d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9615a92dc5d719eda04efc0fbcc2274}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f05a1fce3fb5a476a3d6a1efa7e0f5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa94fa077e46b5c294a27bc24a81dc94}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066545b519da65f4dee67b20ddd43bcd}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa94fa077e46b5c294a27bc24a81dc94}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga835b5a1068e5b4746a61a637831a6add}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066545b519da65f4dee67b20ddd43bcd}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37a96bfb55e4ac0b7b5fd512dc8c5c07}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad672dcfeb5d382e77dc94d280d77f2c3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37a96bfb55e4ac0b7b5fd512dc8c5c07}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c74cdf4888bb431e36aa8f636c66e75}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad672dcfeb5d382e77dc94d280d77f2c3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad5cb0ea5c509e683f24c444e3fe262a}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0c09f86005172696eaeb796fcffd041}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad5cb0ea5c509e683f24c444e3fe262a}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6252eddc09ac86f0ba2fc34e9973b52}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0c09f86005172696eaeb796fcffd041}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b8cbaabfdb773f7bc9b4385ca3133e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab06703614fbccb72f2abc8a1a3d80647}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b8cbaabfdb773f7bc9b4385ca3133e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfdf93021c4aa68f312f6f58c437091}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab06703614fbccb72f2abc8a1a3d80647}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74deb460b9d900fb3d97d81d440a586}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga148cef813445cc4506d6f89fb0409156}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74deb460b9d900fb3d97d81d440a586}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e1d27f5eba18a59660d7b32611f068}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga148cef813445cc4506d6f89fb0409156}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253f2d8c6cd7523422e0ff35998b94c}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac566c041a57836d75b217dcf2466f5f8}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253f2d8c6cd7523422e0ff35998b94c}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f9b146cfe8e9ca180676f8e9af40b8b}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac566c041a57836d75b217dcf2466f5f8}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496c3b47d45f280844cc9057a67f4a8f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9627edf91b62eb894a5d713898aeb84b}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496c3b47d45f280844cc9057a67f4a8f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9627edf91b62eb894a5d713898aeb84b}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaaf8620842807c83a2fc58b57dd1423}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c246993f940904e9c44cbdabba150e1}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaaf8620842807c83a2fc58b57dd1423}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bb861455b1d4bcfc419e7a5d76655ec}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c246993f940904e9c44cbdabba150e1}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78b81185c921897c7de18340cef3b91d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c2b66d105354c14511b62cb75fd8117}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78b81185c921897c7de18340cef3b91d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae71a9b3ba55c541de0fd39ce647ba619}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c2b66d105354c14511b62cb75fd8117}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4033868b74b19544304e5f202e47972}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43a4437436d6391d03ea0b46605164b5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4033868b74b19544304e5f202e47972}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697a712147bfa61fd786ae5ce3ca2bfa}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43a4437436d6391d03ea0b46605164b5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44b5a6c1d562c5cdaa2560aba5af92c5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d705d015fd20a8e5328ed49d6fcc355}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44b5a6c1d562c5cdaa2560aba5af92c5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga828269a978a7bee65fc836de87b422d7}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d705d015fd20a8e5328ed49d6fcc355}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81c351e86765207a289da47a7ba12261}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafb6189343dc80a0b0f88c27cbcd8188}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81c351e86765207a289da47a7ba12261}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2617214deca9d2d1fe358e7012de53b7}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafb6189343dc80a0b0f88c27cbcd8188}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc468021a66564b9f9255c9a33fc46f3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bfc56437a61398d433d775549c7d7e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc468021a66564b9f9255c9a33fc46f3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab167e83ae3042f3041d4da630d58ccc6}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bfc56437a61398d433d775549c7d7e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6242ef88cfcad14f27ee22320bbed8a6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c6b1b987082c569bb4228911980ab01}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6242ef88cfcad14f27ee22320bbed8a6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga898c13cda2f4afb7993a59f7356c342b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c6b1b987082c569bb4228911980ab01}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68da7102623bc05dfa9ba9572e102feb}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10daa5b36054e636b4a8f0c9820122cf}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68da7102623bc05dfa9ba9572e102feb}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2ad778950e43de324ed3b40bf02516}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93b9452519756f35ec9a36c406f3373a}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2d3fb8510c87964d3f15a96749c11c7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga745b44a22d7ac58820ab912d4711b40d}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d161e244df7d4b6fd567f6e0e7467}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee2f8bc76e1eda235c8b4971354f2b75}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d161e244df7d4b6fd567f6e0e7467}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7468a7ff1306edb93dca613eb758be4f}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefe7e1e8d5f14aaa9425a96c65fc7fff}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafca75a5722c58ed57d2775118e800b83}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga120927ed270ae8a8e569e963265d925a}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f865f37f4f060d0810515117f853113}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cef244b651e66f0db83448e5c986538}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f865f37f4f060d0810515117f853113}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e430f2794ca2a0e82fa282090370d3f}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b87d544c317129b4484d36017094d04}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcdede291ff21f892f56edf0efce76cb}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ab47014cec46918008de88e3c1c5f99}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6f17df5da60ad99387d3562dc3102ff}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407c45aca2beea5521a6e65cd9c11c39}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6f17df5da60ad99387d3562dc3102ff}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3136d1c5f45ab464c16c0e451eefd21e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd22898647a6b40904f614bbdf5d28a5}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga459ae51337e5533c13f537d3ddc530e9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40312328e4dd3409e0342b19f1f8ab46}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f7609366ba21a02aa4e9a4c116cfa9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb173811f126feac66209cbe4772010}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f7609366ba21a02aa4e9a4c116cfa9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63133f120c7a46bde86773aff936628e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c579cd790e1fba31abbd4803e58697d}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8163ee24f70aa204b6519fd0bdfac7b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2626a53e866a3ef20542185ee74767da}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27b7c317640e10997fcc50b6f2448718}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga503cac2a7b5f3b454681ad3c2f06c9b9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27b7c317640e10997fcc50b6f2448718}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2f4b02de5a2d13b9455c8a088ed381}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8352eafa7d339b8d00cf5bd502bbb47}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81d2b077b496ec22f7d5a45c7c4c3c0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209dacdb56fe075f97425a63cdf9b4a5}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8644df3a08e59e88add0116a526f380b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26eeea031b6b0799d0d4bd2edaabe9a8}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8644df3a08e59e88add0116a526f380b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5ab40f1891d602ede9f6393eed53393}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b1f996984c7342652f258eea0d48c3}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb1e8c13ec4d0d783f2d7ddd9a5f3703}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85d571e91b67910b0569b77b39762fac}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab775c0fc26d6cea4ee026319905d05ef}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e01f97657f4eeadbca43eec116e28a}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab775c0fc26d6cea4ee026319905d05ef}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga480e9da3824da1aff16a8e5de8e5f538}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84491a3e80ebef8137c640783d9179ee}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71d1c2c39c241f0f17076161602cda4e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa228f7f0cbbff788561b96580138dab}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc0ec961a8f75fc312716aa4f5493d73}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e00ddb0cb78fce86eb721d8a328a7be}{ADC\+\_\+\+TR3\+\_\+\+LT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc0ec961a8f75fc312716aa4f5493d73}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9160eb1deeecf0c7597d911d088ab3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9e3760bafc3d0fa1e6c5b214091612}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a0881b45f3505329b69150505fb5189}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa21edb96d1dbc534a808bd30a51c7e93}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09e180af5af055ffd917d1396e07c33}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a6a325718e7104269f670bc5153a11}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40aaff0ba5d02e790c7cde568d20f9c}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8703a292b415e7d0325cdd34360eee}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad53fe93e40477c2348cdee4fd39563c8}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9761ed856ab30405180eea60a944f77}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d465e819632980bc90a5b2fc846058}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37b99aca9e1f5822d78fc7b6ec2698f7}{ADC\+\_\+\+TR3\+\_\+\+HT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66cc86fe36a74112a7b665bede79a65e}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f529e197af9adba119e8f4d976f8cd}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga608732060caf630f1b0d757e16323ae6}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga765b8dea81f4a9ff67d01ad7c20717ef}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc5ee924871e9f36610345726a3780e0}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23161cc0272314389f78b5ba9ed36ccc}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1843adaf3799922879d63959750e519}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga794f95d883970ea727a0b649543425f7}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf787ebad98215a79207d64beaebb463e}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d7436faa14823f8fd7fee9be55e817c}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4278c92e855b9021fa9e9cf70f045203}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c845f6d87d21a24245e7bfecf30e4c9}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga939e7a0780b9759e6c3f344553797101}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae696f0e147022ffcb55785e4fb7878}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfc56241e0b3ab0798a981b14d3e302f}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab730b1087788f3ab18ec6145d84597d3}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+3}}~(0x0008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f3f982a8420ece922b3f8684226307c}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+4}}~(0x0010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6596f4834f2dd7e2604d4492135a4e3}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+5}}~(0x0020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c27e67b6170a6873797fbf7e5c337fe}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+6}}~(0x0040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f0869cc00218b560ced2a4cf19770e5}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+7}}~(0x0080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00d8950acc2211570da7c927ae77886b}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+8}}~(0x0100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5ec727a1d5e3c082f49cead8dfac6aa}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+9}}~(0x0200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d2b611b9e68b09cf5a4f08cc0935b52}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+10}}~(0x0400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d8797443083b98d499e701de0c86ff}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+11}}~(0x0800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bfab758993417e28973d15df01d2186}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+12}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8172b28fabb7022660cc1779da9547f0}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+13}}~(0x2000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae936291a38f1ecda447e0bf63c3a4e96}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+14}}~(0x4000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59822569482aa21059cbb6b706fb8c0}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+15}}~(0x8000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64f2ff6a85748943d4f2c45813222d66}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbded0e6f8693b64865e54209a190442}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a851caa977d3fbd98529662f70d905b}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7b90dada15c9e4fe90905362cd60e6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c76da903e269a6aefe0a47fb5883f9c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefd9de42f1d351ae398c15f248f5c320}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae9ca5224499a762297a5cb49c7a6da}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e7823a49ef25c0d34b283c22b77bc1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5beaff04c063ecc2a61a642337e785e1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf56cfd88d9320ab98505317c9a93735}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga663d5e6406051947ef94c8573032993c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31d897f4cff317a185a26376161349de}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19e35d6d73c8775cae09e11340d3290d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b2a5b362c41ec27a36885a6e3652220}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4fc30b341dc0b888486c56c031583a4}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad648e2ed7a860dc84519a181a604cc6d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21773d70cff14af2cf94a2e51c7805c3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03fb456336aa5a568c10f2cc11943021}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd495e164cd4e2e130e249609fde008f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac393d55175c4cb35e808846985e80c3b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a129326f31ee47afa9bb833e2e23c93}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12c579bee34393faeb1462600d2ee8d7}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73bd81db538bf5d021c775791ec47a35}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9444d38dd0a96a3efbb9f92d3130216}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4071535e5e60489200d74f0461b59235}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd055292e3768cfd376f0adea054e6aa}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ed45c6f668636ec26125c16099cad2}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5429b469688c6b1ac1bd9216ba743a}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ed45c6f668636ec26125c16099cad2}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd077f70f6db63fe67fcaa43a998c1d}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a55ab6550a69e167e990ce53b9d2fc2}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac2ec422d4ae0925c5e73c31d1798a0}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305b0e94e4799e01bcd210143aac42d9}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28aaf8121d78f0d038798a875927dd36}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c84720845d7a25dae1c9672908d14d0}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa38c357647682d6455c66f01201b5713}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga163968c55b1756d3880add05e08e452f}{ADC\+\_\+\+CCR\+\_\+\+PRESC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf99705967921bc72f3351ed71bc4404a}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac08cc8ad4ec45d16616ea43656faeca1}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab320da1879988808eea121ecfa8b709f}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33c0b142eb7a2ef638ecac34a7d59461}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f090284807523a73618d65e544615e0}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f090284807523a73618d65e544615e0}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga412d249828559456628051dfb177da1a}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga412d249828559456628051dfb177da1a}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec05330012f52f35421531c72819fada}{ADC\+\_\+\+CCR\+\_\+\+TSEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb3016a3acfed2d88b40124af68a459}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb3016a3acfed2d88b40124af68a459}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\+\_\+\+CCR\+\_\+\+VBATEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498f8c6f080f53a4bd0cbd3f4cdf2958}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8fa9eb21f742da9d30243c271f8d874}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498f8c6f080f53a4bd0cbd3f4cdf2958}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6feb7a7d13ffb5a2811aa35c8abed1ed}{COMP\+\_\+\+CSR\+\_\+\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8fa9eb21f742da9d30243c271f8d874}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14f6a840843d6c83f61c3ed21a5b4ca}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3667d685168e6956c9fb211a2aaef436}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14f6a840843d6c83f61c3ed21a5b4ca}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf36b6dbc30dfce81263126777bbbce8}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3667d685168e6956c9fb211a2aaef436}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9116e6ea53c492fd022a930dfb14263e}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14f6a840843d6c83f61c3ed21a5b4ca}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea5304f1c3b278797ad08d7b9aa2991}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14f6a840843d6c83f61c3ed21a5b4ca}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e32c06c524aa25e9797d8c507474e3}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c3e4c32368ad500afd1021d6623f587}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e32c06c524aa25e9797d8c507474e3}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa449262c64ece0a455de606c9f559a81}{COMP\+\_\+\+CSR\+\_\+\+INMSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c3e4c32368ad500afd1021d6623f587}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67b84e4c0acf3c6431a51be269dae47a}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e32c06c524aa25e9797d8c507474e3}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5160ed0a32d6f3584aa169408365c9}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e32c06c524aa25e9797d8c507474e3}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc34f6719dcd70004614bd539e686f24}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e32c06c524aa25e9797d8c507474e3}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74bb5d3043a12431960bc02375ed02a}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a67a31c95b4bdf4012a98618552e15}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74bb5d3043a12431960bc02375ed02a}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb22cd1cc39fd1ef30722547e35156d3}{COMP\+\_\+\+CSR\+\_\+\+INPSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a67a31c95b4bdf4012a98618552e15}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bab22f1c3d0bf9515d5376822d78679}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74bb5d3043a12431960bc02375ed02a}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c6e281cda5e166e3012761e969589bc}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74bb5d3043a12431960bc02375ed02a}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cfabda532305a4d9d306761303613b9}{COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e28164807b418b49b06b5ab06eafff1}{COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cfabda532305a4d9d306761303613b9}{COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae82df5f413cb31966809bae67a827a1e}{COMP\+\_\+\+CSR\+\_\+\+WINMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e28164807b418b49b06b5ab06eafff1}{COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacedd88cca3a53e74dc7f1296792d15c4}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c98a00c578925462109788597d5acbc}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacedd88cca3a53e74dc7f1296792d15c4}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga297fb1e2579f708ccbef154f574105f5}{COMP\+\_\+\+CSR\+\_\+\+POLARITY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c98a00c578925462109788597d5acbc}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ca1d8272428fd1386b9a971b687a589}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18879dcbd9305b57fbbe19c35a814d25}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ca1d8272428fd1386b9a971b687a589}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe57b321ccbc7cbef7ab5dba15ec851f}{COMP\+\_\+\+CSR\+\_\+\+HYST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18879dcbd9305b57fbbe19c35a814d25}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921b78b44b1638adb97b4a3fea45e77a}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ca1d8272428fd1386b9a971b687a589}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2453bf9a390028d42fa48f76169f7036}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ca1d8272428fd1386b9a971b687a589}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22aebc782b27f758081c2ba3b50bac5d}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22aebc782b27f758081c2ba3b50bac5d}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca5e2f8219ced485e977823f7ee7413}{COMP\+\_\+\+CSR\+\_\+\+BLANKING}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d27cdb63579659d435522a93fdcc2e7}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22aebc782b27f758081c2ba3b50bac5d}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7f5db2aa58c949351fc161993bb09a0}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22aebc782b27f758081c2ba3b50bac5d}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa140f4d58c5c6fc1e9e916f5e3c76c71}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22aebc782b27f758081c2ba3b50bac5d}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58fbf7aace6101faf51d589dc95939aa}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3da6163b861cedb9170575119387ff9}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58fbf7aace6101faf51d589dc95939aa}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a75737ca908efc9732e40c55eca9051}{COMP\+\_\+\+CSR\+\_\+\+BRGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3da6163b861cedb9170575119387ff9}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65d0cf8660d17ef7e6e734729861320}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65d0cf8660d17ef7e6e734729861320}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7edae58fccd841ccd1b369c2b7081d}{COMP\+\_\+\+CSR\+\_\+\+SCALEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e3adebbba77e5cb89c117aa7418586}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9468f1fa843fd118bf38fed34e4f75f1}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e3adebbba77e5cb89c117aa7418586}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284362e142647d4127c6df2953a1a773}{COMP\+\_\+\+CSR\+\_\+\+INMESEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9468f1fa843fd118bf38fed34e4f75f1}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35c67dfacdc8a25b708194d94941879}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e3adebbba77e5cb89c117aa7418586}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e138c181afefb6e991c4b2033f00180}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e3adebbba77e5cb89c117aa7418586}{COMP\+\_\+\+CSR\+\_\+\+INMESEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga731b83688fb8d6b411c100d6104a2e2a}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110e8535f67740fc403c848f40c1ea13}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga731b83688fb8d6b411c100d6104a2e2a}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7671b4d9a10fb07c0b498725ca65d43f}{COMP\+\_\+\+CSR\+\_\+\+VALUE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110e8535f67740fc403c848f40c1ea13}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38ed1b1eb108ae669a872817a81e22c}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10d68a130c778f413c9af23d146fb6ce}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38ed1b1eb108ae669a872817a81e22c}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a926a0b464f05c1f53a783275878832}{COMP\+\_\+\+CSR\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10d68a130c778f413c9af23d146fb6ce}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7663eb8440e12383fc88241acbfc99cf}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7663eb8440e12383fc88241acbfc99cf}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ef4ab719505604c7a41e31c27fd05dd}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ef4ab719505604c7a41e31c27fd05dd}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2b3dabd915eca885a86edf41c2c8f89}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1caf9621895f2a99c4b33a0908247b6}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1caf9621895f2a99c4b33a0908247b6}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a11a25b89aa18648594cb72bf3918bf}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a11a25b89aa18648594cb72bf3918bf}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67a3e52de3c39242c86764de3f2abf9}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67a3e52de3c39242c86764de3f2abf9}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a32a17d51b856044c8e085f8ed0c940}{DAC\+\_\+\+CR\+\_\+\+CEN1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3250ec13530e0e363f0ab92c149774f}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3250ec13530e0e363f0ab92c149774f}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1dcdc73fc338b3548cddcf84fb0c951}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1dcdc73fc338b3548cddcf84fb0c951}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b874c02d121c755a1d4523f2e39134e}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b874c02d121c755a1d4523f2e39134e}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1a7b56cdc34694e1aa032be202e79d}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1a7b56cdc34694e1aa032be202e79d}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac004fb7fdc93225fb835b27e39229a57}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac004fb7fdc93225fb835b27e39229a57}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacef98a0af264fa6b23a187e74d7c82d}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacef98a0af264fa6b23a187e74d7c82d}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeeefee596334ca7c00e9dfa12cfdd83}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeeefee596334ca7c00e9dfa12cfdd83}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b49f9b328db92931cf5f9656d380367}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b49f9b328db92931cf5f9656d380367}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a28933728ad7218c1a35a28f369f237}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcbe37f1b63d8f40553c8f7345b0aadb}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcbe37f1b63d8f40553c8f7345b0aadb}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4bb7ec09f274673a0bc638e628a48eb}{DAC\+\_\+\+SR\+\_\+\+BWST1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca600c6fc49d1b14468544d73b0f7ec9}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca600c6fc49d1b14468544d73b0f7ec9}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b249a9e80c32dfe3cdcf6965a8ab5e5}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fb14d7f23156ad148907817be113df}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fb14d7f23156ad148907817be113df}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e19ac9791c5f2d43bfa773d73e7cce9}{DAC\+\_\+\+MCR\+\_\+\+MODE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea553823e38bb50c5ff2e39e147b3f25}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fb14d7f23156ad148907817be113df}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0521d00c2a858985fae3690b53c90d78}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fb14d7f23156ad148907817be113df}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0900c5706930ec452f3b53507755b9e}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fb14d7f23156ad148907817be113df}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4af69ae3e073ff8fc90e9c41031ab491}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4af69ae3e073ff8fc90e9c41031ab491}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa92ad9b7f256f60de753a805d0406b66}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23ebca8cc23a7df9eb1630d14622eaa9}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23ebca8cc23a7df9eb1630d14622eaa9}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d74eeffe6401b619b9a98a4c1ea39c1}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16520d809c15201f411be3c41856f1a7}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16520d809c15201f411be3c41856f1a7}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0109eb0ed545d5cd473389a8af1f618e}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad268979549e2ab5d4e0227e37964e29}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dca1da3466dc935eebf232c120a42f7}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5744b7eeec364753bad9ec53583ddc83}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5744b7eeec364753bad9ec53583ddc83}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d6fe3ef932a42040b0f9530eae1d014}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58bb3764cb71aa8b10e3dd579d81d566}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58bb3764cb71aa8b10e3dd579d81d566}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga225e79481e3488e2018b7066cc36c15d}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga225e79481e3488e2018b7066cc36c15d}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab444687af1f8f9863455191ad061a1d1}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06f3149d0ec6718d910a43f12b69df19}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06f3149d0ec6718d910a43f12b69df19}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5c22c593384daf21fbf0648c7157609}{LPTIM\+\_\+\+ISR\+\_\+\+UP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78026fe91462066bf46f3d20cfb59dde}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78026fe91462066bf46f3d20cfb59dde}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae419eeabea5979ae2658ab6597cb8223}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c9a5a71d99fa8bf8facb17d8320c7ee}{LPTIM\+\_\+\+ISR\+\_\+\+UE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae297f57c814daebdd71e7126e994d89a}{LPTIM\+\_\+\+ISR\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c9a5a71d99fa8bf8facb17d8320c7ee}{LPTIM\+\_\+\+ISR\+\_\+\+UE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff32d33c58f156779da9647a2ff353cb}{LPTIM\+\_\+\+ISR\+\_\+\+UE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae297f57c814daebdd71e7126e994d89a}{LPTIM\+\_\+\+ISR\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a48e6d67bb0c58d4690fefb6ddb4ef7}{LPTIM\+\_\+\+ISR\+\_\+\+REPOK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0fbf84ae5c87abefaa2790ebceb6d4b}{LPTIM\+\_\+\+ISR\+\_\+\+REPOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a48e6d67bb0c58d4690fefb6ddb4ef7}{LPTIM\+\_\+\+ISR\+\_\+\+REPOK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fee31b0e8e2a436c7dd2dc9948bc6cc}{LPTIM\+\_\+\+ISR\+\_\+\+REPOK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0fbf84ae5c87abefaa2790ebceb6d4b}{LPTIM\+\_\+\+ISR\+\_\+\+REPOK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18b506dcf4acdd6741977de00402c73b}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18b506dcf4acdd6741977de00402c73b}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1a73f097347bc05382105a527ee7f2e}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8838d365e13b4c9de7d954989e7e3892}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8838d365e13b4c9de7d954989e7e3892}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf43a4be174c9303faef371ec31ab44c}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee44edb9f638e0b13a269a13c013f0b8}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee44edb9f638e0b13a269a13c013f0b8}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bdc0939c831c305f180c9d1518b852f}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bcc238eda370f1999eb9e4c622a0d01}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bcc238eda370f1999eb9e4c622a0d01}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf56de4c8d0c89755297f0b062983b5b}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf56de4c8d0c89755297f0b062983b5b}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e0e5526e60b99a2a4958145207bff7d}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94cea7a7a350f428dc1255dd6d143969}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19850a5ffe670eb179503fa1be9e3622}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19850a5ffe670eb179503fa1be9e3622}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d337943cd5849f0b67df2bae113ffe}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac53ea61cc069eeeab8431e58fe2a0ac0}{LPTIM\+\_\+\+ICR\+\_\+\+UECF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93aec60a6f7fb00b09a34bb824cc6260}{LPTIM\+\_\+\+ICR\+\_\+\+UECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac53ea61cc069eeeab8431e58fe2a0ac0}{LPTIM\+\_\+\+ICR\+\_\+\+UECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d613bdb2ed78e7bbc20c7e51d9478b}{LPTIM\+\_\+\+ICR\+\_\+\+UECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93aec60a6f7fb00b09a34bb824cc6260}{LPTIM\+\_\+\+ICR\+\_\+\+UECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f41357d7d9fd4657744273d41884a44}{LPTIM\+\_\+\+ICR\+\_\+\+REPOKCF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76faa58abf46a6b637b6f03f05cc6b25}{LPTIM\+\_\+\+ICR\+\_\+\+REPOKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f41357d7d9fd4657744273d41884a44}{LPTIM\+\_\+\+ICR\+\_\+\+REPOKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3048050e404783fbf6fd151700c6231e}{LPTIM\+\_\+\+ICR\+\_\+\+REPOKCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76faa58abf46a6b637b6f03f05cc6b25}{LPTIM\+\_\+\+ICR\+\_\+\+REPOKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84f1c6ec830c564596756452fac0f057}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabddf28358beda70d5cabb8bbd2f7acd7}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e2214a5cacaee65aa8487788edac8d1}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5f9215cbbefa3f09ee58766418af015}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5f9215cbbefa3f09ee58766418af015}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac117a13cff0f470f7e9645e479301684}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1d1f4b63657f81d98c810fb981be8b2}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1d1f4b63657f81d98c810fb981be8b2}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e16757ed47e0ee03238f7ac41f54119}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e48c6d4270508030ddd5d92996452b}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e48c6d4270508030ddd5d92996452b}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f4fea67fb509ddc013229335c241211}{LPTIM\+\_\+\+IER\+\_\+\+UPIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2644872cd08dc01c4e3f5a46a4e19fc3}{LPTIM\+\_\+\+IER\+\_\+\+UEIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa60be28358e4e5781c578039d304f06e}{LPTIM\+\_\+\+IER\+\_\+\+UEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2644872cd08dc01c4e3f5a46a4e19fc3}{LPTIM\+\_\+\+IER\+\_\+\+UEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f62aecf16d3b190a9f168e8404b8d19}{LPTIM\+\_\+\+IER\+\_\+\+UEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa60be28358e4e5781c578039d304f06e}{LPTIM\+\_\+\+IER\+\_\+\+UEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1df9a886f8e83745ba1dd6121ed0285}{LPTIM\+\_\+\+IER\+\_\+\+REPOKIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga273792d663e2d4d3ef5c48d95bca804b}{LPTIM\+\_\+\+IER\+\_\+\+REPOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1df9a886f8e83745ba1dd6121ed0285}{LPTIM\+\_\+\+IER\+\_\+\+REPOKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada52daaa972019bef4c9fade02739535}{LPTIM\+\_\+\+IER\+\_\+\+REPOKIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga273792d663e2d4d3ef5c48d95bca804b}{LPTIM\+\_\+\+IER\+\_\+\+REPOKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae51756ab9cdc0e908f6f272ccc3e221a}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b93ee347b6a137a97020e71fe2a44ff}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6779ec640b23cf833dd2105b8a220af5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad084d831c97bad9c75bc5fb870f4c605}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967fdd5160e383d5740de6c393ae76a5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d8880e8aa2748a1c125bb93711f764d}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafbe9abc3d0f44a37db62172a80afdb9}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014ecb2c212432123a6ee2a01dfc4cce}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd72b0a5dbce113393e4d367b49f5d0c}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf54ff2bff54f5ff370979c5310f60c16}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga703c870efbbe78646002653cf2333a74}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga519aa19bd79204f1eb94a1d378655634}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268e349e4278ec2f405603d1bc82eb2d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8c3ef431ee899309d6a8b518fc8af88}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3470980d3523263818a124f1642fbbdc}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga533f47720800bf4619d3f576043b6ce9}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga672cd9c43d091c2db4781c6e9b2043e4}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga672cd9c43d091c2db4781c6e9b2043e4}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21d04d4b6c31e68728a6c515aa36571c}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98435524773e234e766a4fdbaf407e5}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98435524773e234e766a4fdbaf407e5}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf953b0b77f31228a0ddac549eb0b470e}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5563d14ff71e36211e358a0eeda8a0b5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5563d14ff71e36211e358a0eeda8a0b5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5dc1fa00988177012c9cb933e50db5d}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e50d972d4a24782712301bf2d632ae0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e50d972d4a24782712301bf2d632ae0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b057945543edba5a0b79df5fe9a583e}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b057945543edba5a0b79df5fe9a583e}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd13a5203732ee6743bf9025ad9f9172}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaade535c6c5758858bd51334fc8ab6a49}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaade535c6c5758858bd51334fc8ab6a49}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac129e479d844619e29c2384fc33426}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac129e479d844619e29c2384fc33426}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0c59145554d8bfa0d636f225a932514}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289cfd728541ed33acdb6e023b19f9ca}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289cfd728541ed33acdb6e023b19f9ca}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8912f46b6f529d6c632ad2de408ff3}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8211ff979231ce43f2bbac46073602e}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871458d48beb71336cdf837c155169c8}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8211ff979231ce43f2bbac46073602e}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga493e399b4f94654c27f1b5344797bf25}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871458d48beb71336cdf837c155169c8}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4c64a9cb32d2c81bb7534609c2ad195}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd49d0f65b1112db24a6271b76450378}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4c64a9cb32d2c81bb7534609c2ad195}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15507e781b5f2c336ad57823c8b02a1f}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd49d0f65b1112db24a6271b76450378}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada5643bfded457f91880778f7db67656}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada5643bfded457f91880778f7db67656}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e0da614536f546b3420c0801d6df70f}{LPTIM\+\_\+\+CMP\+\_\+\+CMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad0ac8b37df965dd6402cca20fdd0bb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad0ac8b37df965dd6402cca20fdd0bb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac708b2613ec085499446b969b89e90eb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad81cb635eb99877bdd13613c39ca4d50}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad81cb635eb99877bdd13613c39ca4d50}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3b069fc9f9436dbc473cee09bb67aae}{LPTIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35232808a093600056fe6b6a54aefa54}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09277ff64d91eb2fdf28cbd8ebcc98e4}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35232808a093600056fe6b6a54aefa54}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga124f0c6d21ae7a3be7d9db1d8b22676d}{LPTIM\+\_\+\+OR\+\_\+\+OR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09277ff64d91eb2fdf28cbd8ebcc98e4}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9be41dfe8310f51f1db3554b438adff}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35232808a093600056fe6b6a54aefa54}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga686096d3d97e19825b09f8804d9aae99}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35232808a093600056fe6b6a54aefa54}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3df2842471a284a1ab7dc60e657a449}{LPTIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a8c97e536de705d0a094f4e6985a8b}{LPTIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3df2842471a284a1ab7dc60e657a449}{LPTIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f8e5aa4165a297971eded8dfc3ea27}{LPTIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a8c97e536de705d0a094f4e6985a8b}{LPTIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64f40c78bbc597ada96c2ec828722eeb}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64f40c78bbc597ada96c2ec828722eeb}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga099541a7c10ddc409196eb14e87897a0}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga099541a7c10ddc409196eb14e87897a0}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\+\_\+\+CR1\+\_\+\+UESM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga678b98c07ad61dec17131716d1ddfa58}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga678b98c07ad61dec17131716d1ddfa58}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53df187761bfed354686b47e0a691564}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53df187761bfed354686b47e0a691564}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae752d24efb55514807e122dd0ba63bdc}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae752d24efb55514807e122dd0ba63bdc}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8342cbdabe2a5ae03ee73452a9ebf935}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee92ad658865410023fc8508325024a}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee92ad658865410023fc8508325024a}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b3a5a839e841d7f468aa7a71d042e24}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b3a5a839e841d7f468aa7a71d042e24}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ad128d8b96d94461290e19164bbfc3}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46a693e8924defd8e57b0b08323afa0b}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46a693e8924defd8e57b0b08323afa0b}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e65e62ab989658fec2bdaad7892c16}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e65e62ab989658fec2bdaad7892c16}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1029c679b6ce540fc8343e074387fa5b}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1029c679b6ce540fc8343e074387fa5b}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86cc2060fef5dc3ce6820e31f0156492}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86cc2060fef5dc3ce6820e31f0156492}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b16c1bf94dba8a889397c5933322308}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x10001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b16c1bf94dba8a889397c5933322308}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45131329617759787a4866ce988d35e3}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45131329617759787a4866ce988d35e3}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{USART\+\_\+\+CR1\+\_\+\+M0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68a0428a58ed317ba2baf6362123930f}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68a0428a58ed317ba2baf6362123930f}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\+\_\+\+CR1\+\_\+\+MME}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac313f7deb7198a2c0d53446c418e434b}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac313f7deb7198a2c0d53446c418e434b}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\+\_\+\+CR1\+\_\+\+CMIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f51c380de00d417c76712183070ff01}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f51c380de00d417c76712183070ff01}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2d95af966e08146e1172c4b828bda38}{USART\+\_\+\+CR1\+\_\+\+DEDT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01b664114104da4e943d96b59ba37142}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9691b8bc3d8dcc892379bf7d920b6396}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe2670a86aa9a616ff375b6930ffa70b}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa005f970098bde194883b57529b0d306}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\+\_\+\+CR1\+\_\+\+DEAT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c5a5427a9d6f31a4dff944079379c3}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga915c67729309721386a3211e7ef9c097}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37334305484b5177eb2b0c0fbd38f333}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad9044f6093b026dae8651416935dd2a}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21679d47bc5412b3ff3821da03d3695e}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a808309c2809d8b08f0782fb321ae8}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a808309c2809d8b08f0782fb321ae8}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe55005a97f8ea7ca8e630e6c08912d}{USART\+\_\+\+CR1\+\_\+\+RTOIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d4b4a174a7e19ee43b94891582b703}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d4b4a174a7e19ee43b94891582b703}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae527749fded038f642974711b1d53ba3}{USART\+\_\+\+CR1\+\_\+\+EOBIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747b341323db9d1a6f4f6524ff93725e}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747b341323db9d1a6f4f6524ff93725e}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae19a4c9577dfb1569cf6f564fe6c4949}{USART\+\_\+\+CR1\+\_\+\+M1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef8242d8c82a9e6336950cb794030238}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef8242d8c82a9e6336950cb794030238}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb5e9fc4111b0159c65811f6a206c192}{USART\+\_\+\+CR1\+\_\+\+FIFOEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15d19ba8a8a33699eb7ffe986dca1d9f}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15d19ba8a8a33699eb7ffe986dca1d9f}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80e139b33533a335a75c58ef2e3ca3c}{USART\+\_\+\+CR1\+\_\+\+TXFEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99c0f08f5e8aaab9c18589e358a7cfaf}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99c0f08f5e8aaab9c18589e358a7cfaf}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d438200ec45e5fe92171128fcf48437}{USART\+\_\+\+CR1\+\_\+\+RXFFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f5f66329b69f4fbb9ff10a952801c4}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f5f66329b69f4fbb9ff10a952801c4}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga134485f9d7bc55e1e42ed5b9ad2aa63c}{USART\+\_\+\+CR2\+\_\+\+SLVEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4c4f3661a5d26ca5b6d604b6d2a640}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4c4f3661a5d26ca5b6d604b6d2a640}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2def80ad9addd71c47ae109056bd19b}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d8588feb26d8b36054a060d6b691823}{USART\+\_\+\+CR2\+\_\+\+ADDM7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9af36362bd69d0008e46a7ea7633b0f}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9af36362bd69d0008e46a7ea7633b0f}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0262849ac25bc43d23d46945c85851b0}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0262849ac25bc43d23d46945c85851b0}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4188976dbf7f6455ba79d1afd830cf7a}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4188976dbf7f6455ba79d1afd830cf7a}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110f164794e57c70b9d7b0b26577e86a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110f164794e57c70b9d7b0b26577e86a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff740ebbb84ac8db332d177cd6cc9235}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff740ebbb84ac8db332d177cd6cc9235}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga222983c0ec62822a37a0da9d114fb75e}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga222983c0ec62822a37a0da9d114fb75e}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aecba5721df1c1adb6d0264625accad}{USART\+\_\+\+CR2\+\_\+\+SWAP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8bba63d44a14e161f561a5a3591dff4}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8bba63d44a14e161f561a5a3591dff4}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e85095255df25708af3998bfbc0f840}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e85095255df25708af3998bfbc0f840}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabedc64f34c6631efb738a4c3146d4717}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabedc64f34c6631efb738a4c3146d4717}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\+\_\+\+CR2\+\_\+\+DATAINV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7342ab16574cebf157aa885a79986812}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd50e8338e173588e3e228cd36fea49b}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd50e8338e173588e3e228cd36fea49b}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa290a89959d43fecf43f89d66123a0a}{USART\+\_\+\+CR2\+\_\+\+ABREN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b0a61926b32b1bbe136944c4133d2be}{USART\+\_\+\+CR2\+\_\+\+ABRMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a9e3740bd087f5170c58b85bc4e689}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac439d0281ee2e6f20261076a50314cff}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c059ff69b8b03c14958fb24a214192}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c059ff69b8b03c14958fb24a214192}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab89524eda63950f55bc47208a66b7dca}{USART\+\_\+\+CR2\+\_\+\+RTOEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d1320f17e2f61e21a867e538c737ac3}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d1320f17e2f61e21a867e538c737ac3}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ce6319d8acdb4a57215aeb933c7a57}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ce6319d8acdb4a57215aeb933c7a57}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73290a1bb7594fc2016662ba4b927dd5}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73290a1bb7594fc2016662ba4b927dd5}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7df0071641a9cc2d70e4957c28f923c9}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7df0071641a9cc2d70e4957c28f923c9}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818bd165232f86477503e8f9bc9de049}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818bd165232f86477503e8f9bc9de049}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae269fb759007c1043534a3794f7b98d}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae269fb759007c1043534a3794f7b98d}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00afc87870cbe74aabf127179dedca3f}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00afc87870cbe74aabf127179dedca3f}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga790491b1c83dd6a84a6f86945cf74563}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga790491b1c83dd6a84a6f86945cf74563}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3bfa28091d9c8781aeb03fcb371dd01}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3bfa28091d9c8781aeb03fcb371dd01}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d9eb170fd3fa98254e243f588e5a068}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d9eb170fd3fa98254e243f588e5a068}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga102a294cf149c9a0ef423a5c5178f51e}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga102a294cf149c9a0ef423a5c5178f51e}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33d63c7953788124179cd18a8890a91a}{USART\+\_\+\+CR3\+\_\+\+OVRDIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga315eff6532631e01c4b46241b8203120}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga315eff6532631e01c4b46241b8203120}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f1b53b09336e82958755747853a753}{USART\+\_\+\+CR3\+\_\+\+DDRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502aaea0f34e2ab34624ff66f1c8b101}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502aaea0f34e2ab34624ff66f1c8b101}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\+\_\+\+CR3\+\_\+\+DEM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35291bee983f8af47b6ad7193a06cc7}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35291bee983f8af47b6ad7193a06cc7}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2000c42015289291da1c58fe27800d64}{USART\+\_\+\+CR3\+\_\+\+DEP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac63401e737dd8c4ac061a67e092fbece}{USART\+\_\+\+CR3\+\_\+\+SCARCNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga236904fec78373f4fa02948bbf1db56a}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81fd59d184128d73b8b82d249614cb27}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d102b464f15cbe18b0d83b61150293}{USART\+\_\+\+CR3\+\_\+\+WUS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3187bcba3c2e213f8a0523aa02837b32}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\+\_\+\+CR3\+\_\+\+WUFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed54d58380c1de4d248bfb8080d58c7}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed54d58380c1de4d248bfb8080d58c7}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55ca97ca5a14b5dfd06424324a35550f}{USART\+\_\+\+CR3\+\_\+\+TXFTIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139127c6694c96da27db678db86e65fa}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139127c6694c96da27db678db86e65fa}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f4eac3d2b24fce9c627825571823ec4}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90e1ecd73a2286ea1e5f056fb2b51d3}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8b113e8d794dc256745b970cc2e4704}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga216b1b9afd21e8e4ba132605aacf7534}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24cb2175b76382753462bed1d36d518c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e18844a00d5f53de9a808d3412c7ff9}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e18844a00d5f53de9a808d3412c7ff9}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49fc035fafb880dadb6a60fdf2ba8795}{USART\+\_\+\+CR3\+\_\+\+RXFTIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fcfeb5d260242461009770e93fe5d63}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cc91bacf5659188d4ef8d13fc48b5c3}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4651a05997c8bef8485185f7c8874142}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2683f01784119560144bd0c7fd8d85e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd8873778bab3ffdb6117712f0b08429}{USART\+\_\+\+BRR\+\_\+\+BRR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga219c2c6c797f288ff792f0b6c792070b}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga219c2c6c797f288ff792f0b6c792070b}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8121420c036e48c9ec89bba961aef3ec}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8121420c036e48c9ec89bba961aef3ec}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{USART\+\_\+\+RTOR\+\_\+\+RTO}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb201e32d29f6b998571d687448139e6}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb201e32d29f6b998571d687448139e6}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f65309076ce671d0efac5265eb276d}{USART\+\_\+\+RTOR\+\_\+\+BLEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad261e1474dfb5329b5520e22790b026b}{USART\+\_\+\+RQR\+\_\+\+ABRRQ}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\+\_\+\+RQR\+\_\+\+SBKRQ}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\+\_\+\+RQR\+\_\+\+MMRQ}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b148ee7c697bbcf836648063613612a}{USART\+\_\+\+RQR\+\_\+\+RXFRQ}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\+\_\+\+RQR\+\_\+\+TXFRQ}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55ce53d1486d4ca5a13183e4d78418d}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55ce53d1486d4ca5a13183e4d78418d}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\+\_\+\+ISR\+\_\+\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4876c9c39ec5710f92c15328d11af9e}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4876c9c39ec5710f92c15328d11af9e}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\+\_\+\+ISR\+\_\+\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\+\_\+\+ISR\+\_\+\+NE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade7ac40cfc963f125654ba13d8ac6baf}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade7ac40cfc963f125654ba13d8ac6baf}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\+\_\+\+ISR\+\_\+\+ORE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04b64bc708038630eaf4f5ecf83d468b}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04b64bc708038630eaf4f5ecf83d468b}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacee745b19e0a6073280d234fdc96e627}{USART\+\_\+\+ISR\+\_\+\+IDLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0af2fcdf9b5d3c84955a63018401dca3}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0af2fcdf9b5d3c84955a63018401dca3}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe52544cefa3642d3d1b3db7473bdbf2}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga556a214f57d8111f89fd66ee6c85e224}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga556a214f57d8111f89fd66ee6c85e224}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18793a28000fe6bf23a08265951eb3e5}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf00a820cca1d3bb31f9f4f602f070c44}{USART\+\_\+\+ISR\+\_\+\+LBDF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11421aa78a5d3f93b40b96a43170b128}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11421aa78a5d3f93b40b96a43170b128}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\+\_\+\+ISR\+\_\+\+CTS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74ca11e1c042b629896dfcfb7032a53}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74ca11e1c042b629896dfcfb7032a53}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09f8a368294fb6a5c47de1193484f3b8}{USART\+\_\+\+ISR\+\_\+\+RTOF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99892796221d4d032b270b42e2a1b085}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99892796221d4d032b270b42e2a1b085}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{USART\+\_\+\+ISR\+\_\+\+EOBF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12eca251f6a10d2176ac51152fb598f3}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12eca251f6a10d2176ac51152fb598f3}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef5b4369d11e4acaf9a672947102534c}{USART\+\_\+\+ISR\+\_\+\+UDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6146e8fb3e393dce355eeda7757b8a6}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6146e8fb3e393dce355eeda7757b8a6}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae762a0bed3b7ecde26377eccd40d1e10}{USART\+\_\+\+ISR\+\_\+\+ABRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1543863e600874b79a1892e0074bd0c}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1543863e600874b79a1892e0074bd0c}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbbfac6c1ba908d265572184b02daed2}{USART\+\_\+\+ISR\+\_\+\+ABRF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga008b5798e4bfb597a04f07a614145620}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga008b5798e4bfb597a04f07a614145620}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\+\_\+\+ISR\+\_\+\+CMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c66fcd9f462060dd82dd252f69b45bf}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c66fcd9f462060dd82dd252f69b45bf}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\+\_\+\+ISR\+\_\+\+SBKF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4755fb0a6f9532f17cfe1346feb80bf}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4755fb0a6f9532f17cfe1346feb80bf}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\+\_\+\+ISR\+\_\+\+RWU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed75b8d511abd83bb3ff1a0ed150abd5}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed75b8d511abd83bb3ff1a0ed150abd5}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\+\_\+\+ISR\+\_\+\+WUF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1433ae77d20ec6da645117cde536f81}{USART\+\_\+\+ISR\+\_\+\+TEACK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b4830253f0b83aa34e8945ec1f2b990}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b4830253f0b83aa34e8945ec1f2b990}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\+\_\+\+ISR\+\_\+\+REACK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef13bae85c990e8deceff60dfc4d0452}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef13bae85c990e8deceff60dfc4d0452}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf322143841cafcdbc2f46b0a99c8c7c5}{USART\+\_\+\+ISR\+\_\+\+TXFE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff38419cb8f396d9f9bdbfd6e8ea1eb5}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff38419cb8f396d9f9bdbfd6e8ea1eb5}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf5a3b29c38098274947c0b8782997f}{USART\+\_\+\+ISR\+\_\+\+RXFF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02af1bee3602af5feeb3bef1bede411d}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02af1bee3602af5feeb3bef1bede411d}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c861daca1188e562fc2cda3a434e15}{USART\+\_\+\+ISR\+\_\+\+TCBGT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55681f71d16befacc38abd310a37bfce}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55681f71d16befacc38abd310a37bfce}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ab0ae314fb7a4b72f5cfa9ea870673}{USART\+\_\+\+ISR\+\_\+\+RXFT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga704c556716afe17569a66b6e6a8c993b}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga704c556716afe17569a66b6e6a8c993b}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19599526bda646dd6a990dad29458285}{USART\+\_\+\+ISR\+\_\+\+TXFT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa925c201b665549469a6858d1040638}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa925c201b665549469a6858d1040638}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565b3f9f5a5afd87a14435aec128a4af}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565b3f9f5a5afd87a14435aec128a4af}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa84ad55d359bf3027fb053bb9e985bfd}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa84ad55d359bf3027fb053bb9e985bfd}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac93fffe176d75c707e6bef9d15406331}{USART\+\_\+\+ICR\+\_\+\+NECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd88555415ddcd62e99f62175c4157f}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd88555415ddcd62e99f62175c4157f}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bf8e10f0165224f11b0349044d4aea5}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bf8e10f0165224f11b0349044d4aea5}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91b04d05cd86b7cc54a1789e44df92e3}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91b04d05cd86b7cc54a1789e44df92e3}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga482ed578140c2eb9d647195dba6c0e9c}{USART\+\_\+\+ICR\+\_\+\+TXFECF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78258e16838bdce42ad7fedce636127a}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78258e16838bdce42ad7fedce636127a}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8d85c61ba2c31407e68210b25ef7bb}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8d85c61ba2c31407e68210b25ef7bb}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e672683bf5d8ab04639694086dad96}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d30a95fd19badc0897ca81f40793283}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d30a95fd19badc0897ca81f40793283}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd73e9063595dc3781c6b23a52672ae}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd73e9063595dc3781c6b23a52672ae}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31f7558be732121ccde59529915144e0}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31f7558be732121ccde59529915144e0}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30e50712646964e9dede476adfa73278}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30e50712646964e9dede476adfa73278}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42bb71b7141c9fe56a06377a0071b616}{USART\+\_\+\+ICR\+\_\+\+EOBCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f8815a119f997baf603bb4c4da0046d}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f8815a119f997baf603bb4c4da0046d}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2bf63e682e013f87e611d458e22d699}{USART\+\_\+\+ICR\+\_\+\+UDRCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ca9109c65632fd5615eab3c1364a744}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ca9109c65632fd5615eab3c1364a744}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3118346ef1a57410585d7e005f94aa1}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3118346ef1a57410585d7e005f94aa1}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0526db5696016ae784e46b80027044fa}{USART\+\_\+\+ICR\+\_\+\+WUCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69a6f5a3b7ec5d7942edb63c33eb31d4}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69a6f5a3b7ec5d7942edb63c33eb31d4}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\+\_\+\+RDR\+\_\+\+RDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b9e3f8c33baf080e823b37be46e396}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b9e3f8c33baf080e823b37be46e396}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab55732f51dc738c19c3d5b6d6d9d081}{USART\+\_\+\+TDR\+\_\+\+TDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga232a983aab5682e588622a06c176ebfa}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab40c13d13f0b171a0f661ac74845595}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4798668508050868b73be18d4185a0cf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eaad2f889bf5259e597222955c7701d}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fd9abaaab7effd11c082608e3b603bf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3deebcf1cf5fae1957476154502b1fb5}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3deebcf1cf5fae1957476154502b1fb5}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab63759809b1cd1cfdf46d92becc60f85}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab63759809b1cd1cfdf46d92becc60f85}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a12ab5306d6320069e08e63cd9a56f1}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a12ab5306d6320069e08e63cd9a56f1}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa59a490e24d6d3775e71cf03e347ff03}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684388729236be158fa8d084003d92ce}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375d58bc44bffc8aac3da25e6f7287e5}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea775e87da619d420bfde9d7eb54e22}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea775e87da619d420bfde9d7eb54e22}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{CRC\+\_\+\+INIT\+\_\+\+INIT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6ff396de342974b7bd130abce1ae5d0}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6ff396de342974b7bd130abce1ae5d0}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{CRC\+\_\+\+POL\+\_\+\+POL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94239ebfdefe520d8fddac30ee24bf76}{AES\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad512a8ff3fabf73a51052cc85c23f26}{AES\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94239ebfdefe520d8fddac30ee24bf76}{AES\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793f677a6e13b096fb17d916bed37cef}{AES\+\_\+\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad512a8ff3fabf73a51052cc85c23f26}{AES\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf6a9fbfcf3dd9860eec46d26688dbe}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61d2ab5c0d364ab4d1493454ffbae54a}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf6a9fbfcf3dd9860eec46d26688dbe}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c80e8d81c50c097af9cf7de557df110}{AES\+\_\+\+CR\+\_\+\+DATATYPE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61d2ab5c0d364ab4d1493454ffbae54a}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2764073cf0c876f608f91f8c14663e61}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf6a9fbfcf3dd9860eec46d26688dbe}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga613f4a6783fc4eafef1ad142554ed74d}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf6a9fbfcf3dd9860eec46d26688dbe}{AES\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37d6bd08769df176d2b35ce57f612369}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga927fb726654f5bb80f4d5501aa374dcb}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37d6bd08769df176d2b35ce57f612369}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa6d9390051e249621eb513c23d12cb8}{AES\+\_\+\+CR\+\_\+\+MODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga927fb726654f5bb80f4d5501aa374dcb}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa9dc6317e5abb4231933795c5a6462f}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37d6bd08769df176d2b35ce57f612369}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2afbd18da49cf395ad0ed8d75dbc107d}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37d6bd08769df176d2b35ce57f612369}{AES\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4366ad20bcb35a8ec607b658fecbf47b}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62723ad0402ac5e6198b14bdd03c4a8d}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Msk}}~(0x803\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4366ad20bcb35a8ec607b658fecbf47b}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0480c556742416e139d9323edabfb0f}{AES\+\_\+\+CR\+\_\+\+CHMOD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62723ad0402ac5e6198b14bdd03c4a8d}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc6e7f7797482bf5033109516c6896db}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4366ad20bcb35a8ec607b658fecbf47b}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4b9147f8228e54a153df8d8c64bf028}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4366ad20bcb35a8ec607b658fecbf47b}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2507f8594f65fa82a7f160d1e324e48}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+2}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4366ad20bcb35a8ec607b658fecbf47b}{AES\+\_\+\+CR\+\_\+\+CHMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44a75feeda4f8aa88b4118770c1af5ea}{AES\+\_\+\+CR\+\_\+\+CCFC\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3a108321bf0cbafe318ed3f2fa9d564}{AES\+\_\+\+CR\+\_\+\+CCFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44a75feeda4f8aa88b4118770c1af5ea}{AES\+\_\+\+CR\+\_\+\+CCFC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba058729353aa9497c4373feb991c188}{AES\+\_\+\+CR\+\_\+\+CCFC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3a108321bf0cbafe318ed3f2fa9d564}{AES\+\_\+\+CR\+\_\+\+CCFC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1857bb5aab63895b512a11695f4cec2c}{AES\+\_\+\+CR\+\_\+\+ERRC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae53e7a4e56b306df363fdd1dc42642ef}{AES\+\_\+\+CR\+\_\+\+ERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1857bb5aab63895b512a11695f4cec2c}{AES\+\_\+\+CR\+\_\+\+ERRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb4462b7998b9fb644294b1f7fa9cf5}{AES\+\_\+\+CR\+\_\+\+ERRC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae53e7a4e56b306df363fdd1dc42642ef}{AES\+\_\+\+CR\+\_\+\+ERRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74e2a45fc25abb4b0a95adba27add70}{AES\+\_\+\+CR\+\_\+\+CCFIE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga189138525a481b4dd1c92903211e4c4c}{AES\+\_\+\+CR\+\_\+\+CCFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74e2a45fc25abb4b0a95adba27add70}{AES\+\_\+\+CR\+\_\+\+CCFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1964170b5e6c6cea56075ed03170a9e7}{AES\+\_\+\+CR\+\_\+\+CCFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga189138525a481b4dd1c92903211e4c4c}{AES\+\_\+\+CR\+\_\+\+CCFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa87f8d6a9af00fa07e90de7c2ade7c4c}{AES\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e6669ca44e2fb94381e443b0ea20642}{AES\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa87f8d6a9af00fa07e90de7c2ade7c4c}{AES\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e2c884de8c44e1389d50a592c212ddb}{AES\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e6669ca44e2fb94381e443b0ea20642}{AES\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga396bbb0eb2a80b71264aa6c0be97b84b}{AES\+\_\+\+CR\+\_\+\+DMAINEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e7caa0efe3831012ab6521dc3f87012}{AES\+\_\+\+CR\+\_\+\+DMAINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga396bbb0eb2a80b71264aa6c0be97b84b}{AES\+\_\+\+CR\+\_\+\+DMAINEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga831cd81165de195754932cab9d09c98f}{AES\+\_\+\+CR\+\_\+\+DMAINEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e7caa0efe3831012ab6521dc3f87012}{AES\+\_\+\+CR\+\_\+\+DMAINEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9f2b2ed7b802e5b3834911a81cd340}{AES\+\_\+\+CR\+\_\+\+DMAOUTEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c3bf5807272dbb426069113ace85967}{AES\+\_\+\+CR\+\_\+\+DMAOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9f2b2ed7b802e5b3834911a81cd340}{AES\+\_\+\+CR\+\_\+\+DMAOUTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac31e5c71bed1ead58994864562f62d1b}{AES\+\_\+\+CR\+\_\+\+DMAOUTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c3bf5807272dbb426069113ace85967}{AES\+\_\+\+CR\+\_\+\+DMAOUTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18780366b85205168353975326f7aa95}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga282405a3bbfd18c04f1d92855eeada7c}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18780366b85205168353975326f7aa95}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba99762b85d96a8d5f43a74675a9225d}{AES\+\_\+\+CR\+\_\+\+GCMPH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga282405a3bbfd18c04f1d92855eeada7c}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabc70ca8d8010e536ca4273ed7e4da51}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18780366b85205168353975326f7aa95}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45cabdbc27cff36d9a9b077c32f44525}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18780366b85205168353975326f7aa95}{AES\+\_\+\+CR\+\_\+\+GCMPH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30b5c315bf5ab93da7ef8fbe440dfd5f}{AES\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad672acf907ab21aaba9cd9376cf38842}{AES\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30b5c315bf5ab93da7ef8fbe440dfd5f}{AES\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga201e9110c065cd5b9f06dad4a8ec0de4}{AES\+\_\+\+CR\+\_\+\+KEYSIZE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad672acf907ab21aaba9cd9376cf38842}{AES\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2bd19b216bb196f15e8819f334cd1c2}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e7287c45c779c40b7f46abbb3f572e}{AES\+\_\+\+CR\+\_\+\+NPBLB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2bd19b216bb196f15e8819f334cd1c2}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga714169c7c2aaa02c77235c65943c923b}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7c6f6bfcafe67b41ce50e341ca39b6f}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafaf340ddb2ffd0476ec665607bda9c3f}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eca6f4416f1361f0012bcb0d132343d}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{AES\+\_\+\+CR\+\_\+\+NPBLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8858ec890fc54283cd2d67d2451f18ed}{AES\+\_\+\+SR\+\_\+\+CCF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75306009f778e6d2c165568ba6c4519f}{AES\+\_\+\+SR\+\_\+\+CCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8858ec890fc54283cd2d67d2451f18ed}{AES\+\_\+\+SR\+\_\+\+CCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2098ac19aa512efe6337d589236a92ff}{AES\+\_\+\+SR\+\_\+\+CCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75306009f778e6d2c165568ba6c4519f}{AES\+\_\+\+SR\+\_\+\+CCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04372f279dacafb905eeee983eb4af8c}{AES\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99e8fd82bab00f9e1925204d5efd7fd5}{AES\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04372f279dacafb905eeee983eb4af8c}{AES\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf00798a1b7171a2900332651f419cf45}{AES\+\_\+\+SR\+\_\+\+RDERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99e8fd82bab00f9e1925204d5efd7fd5}{AES\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed271411cac9a6a95cae88a7aa300044}{AES\+\_\+\+SR\+\_\+\+WRERR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8ebf4453603a17940b720064bcf59ec}{AES\+\_\+\+SR\+\_\+\+WRERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed271411cac9a6a95cae88a7aa300044}{AES\+\_\+\+SR\+\_\+\+WRERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96bb31bb44f18978b4dd9e2aee509ee3}{AES\+\_\+\+SR\+\_\+\+WRERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8ebf4453603a17940b720064bcf59ec}{AES\+\_\+\+SR\+\_\+\+WRERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga512211f4f132b2ff5466b96592ce3248}{AES\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab056555a048ef3bb2c415b62e34e9740}{AES\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga512211f4f132b2ff5466b96592ce3248}{AES\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa296510b90277ca72a3dc0a609409ed}{AES\+\_\+\+SR\+\_\+\+BUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab056555a048ef3bb2c415b62e34e9740}{AES\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d9e5475115ddf3ebb026df515c4e86}{AES\+\_\+\+DINR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4985deabe5bff2712646e0a32f514391}{AES\+\_\+\+DINR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d9e5475115ddf3ebb026df515c4e86}{AES\+\_\+\+DINR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab505bcce9a627fb2e2306722c128f2a6}{AES\+\_\+\+DINR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4985deabe5bff2712646e0a32f514391}{AES\+\_\+\+DINR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e291fb9aaf202140868b535108633af}{AES\+\_\+\+DOUTR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70fe34bf16372a07117fc461af033335}{AES\+\_\+\+DOUTR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e291fb9aaf202140868b535108633af}{AES\+\_\+\+DOUTR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562572001c9530f0f9c6ff42ec5ae77c}{AES\+\_\+\+DOUTR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70fe34bf16372a07117fc461af033335}{AES\+\_\+\+DOUTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48a7d0589434e447d24b3b54884e59a8}{AES\+\_\+\+KEYR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747e256f57ef8f6184663f0f9326390c}{AES\+\_\+\+KEYR0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48a7d0589434e447d24b3b54884e59a8}{AES\+\_\+\+KEYR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2553ad2e32ce799b3aa87eef6c35edb1}{AES\+\_\+\+KEYR0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747e256f57ef8f6184663f0f9326390c}{AES\+\_\+\+KEYR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a773b96e2a7de229188c25537812c38}{AES\+\_\+\+KEYR1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0114b6585c8a39b231d43263637159}{AES\+\_\+\+KEYR1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a773b96e2a7de229188c25537812c38}{AES\+\_\+\+KEYR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9406c2ad70ead61411fae9b3e88884}{AES\+\_\+\+KEYR1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0114b6585c8a39b231d43263637159}{AES\+\_\+\+KEYR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cc4479b19208ffe0903c633691a5f41}{AES\+\_\+\+KEYR2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2359bcb70b0c122e91c47ce20f2d1f51}{AES\+\_\+\+KEYR2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cc4479b19208ffe0903c633691a5f41}{AES\+\_\+\+KEYR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157c8025e6b04affd7f1a4158fb813c6}{AES\+\_\+\+KEYR2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2359bcb70b0c122e91c47ce20f2d1f51}{AES\+\_\+\+KEYR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c5897f1f2f16779cf5c4d71433f2f9}{AES\+\_\+\+KEYR3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2be1309589c497f4854e87405d46f4c}{AES\+\_\+\+KEYR3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c5897f1f2f16779cf5c4d71433f2f9}{AES\+\_\+\+KEYR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e084a1c01cdc48b94c0ccbf05c49519}{AES\+\_\+\+KEYR3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2be1309589c497f4854e87405d46f4c}{AES\+\_\+\+KEYR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6ff29e85fbb2ce2cb7f8e621423616f}{AES\+\_\+\+KEYR4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf623139576e21937e685e144ea8526dc}{AES\+\_\+\+KEYR4\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6ff29e85fbb2ce2cb7f8e621423616f}{AES\+\_\+\+KEYR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e394c1a865d0c0e7ac7f103b87971c7}{AES\+\_\+\+KEYR4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf623139576e21937e685e144ea8526dc}{AES\+\_\+\+KEYR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb6b0fc92ee5d431263c3e06cdc7ed5}{AES\+\_\+\+KEYR5\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff870b247e3c81c25e38da3ff19b9ffd}{AES\+\_\+\+KEYR5\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb6b0fc92ee5d431263c3e06cdc7ed5}{AES\+\_\+\+KEYR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0002f9d13be730171a65f82959380759}{AES\+\_\+\+KEYR5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff870b247e3c81c25e38da3ff19b9ffd}{AES\+\_\+\+KEYR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b3c4d8cba52d0689d9a7312bfe01dd7}{AES\+\_\+\+KEYR6\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf761e1cc6492495e2a9502aa33f92f03}{AES\+\_\+\+KEYR6\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b3c4d8cba52d0689d9a7312bfe01dd7}{AES\+\_\+\+KEYR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf07caf3cfc4a83f499c0a91e097107}{AES\+\_\+\+KEYR6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf761e1cc6492495e2a9502aa33f92f03}{AES\+\_\+\+KEYR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga864bf6aea1a9e68cf95d69580f940801}{AES\+\_\+\+KEYR7\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66162a76e6a4b1c91f9ead627545d342}{AES\+\_\+\+KEYR7\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga864bf6aea1a9e68cf95d69580f940801}{AES\+\_\+\+KEYR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad830b5800644b43bca99b8865e2c6ace}{AES\+\_\+\+KEYR7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66162a76e6a4b1c91f9ead627545d342}{AES\+\_\+\+KEYR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e51d14e3cd1e59df02edd853afa4f1}{AES\+\_\+\+IVR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f57236bddf74c5c3fb5f7275f4dcae6}{AES\+\_\+\+IVR0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e51d14e3cd1e59df02edd853afa4f1}{AES\+\_\+\+IVR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb856812f6947714e6d59bccae0e3b1}{AES\+\_\+\+IVR0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f57236bddf74c5c3fb5f7275f4dcae6}{AES\+\_\+\+IVR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652079b58bfd4445deb17e1ed15c8324}{AES\+\_\+\+IVR1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6ffd42277570eccb19361c7353d82f}{AES\+\_\+\+IVR1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652079b58bfd4445deb17e1ed15c8324}{AES\+\_\+\+IVR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83f2314b5d62989b83ca083854e34aa7}{AES\+\_\+\+IVR1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6ffd42277570eccb19361c7353d82f}{AES\+\_\+\+IVR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab585d44e0efc0585b78b2aa1e9b256a0}{AES\+\_\+\+IVR2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab59e51a2c5600cf192b596c9aceaf028}{AES\+\_\+\+IVR2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab585d44e0efc0585b78b2aa1e9b256a0}{AES\+\_\+\+IVR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab213c20b767f9d2e9aa7156288c697}{AES\+\_\+\+IVR2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab59e51a2c5600cf192b596c9aceaf028}{AES\+\_\+\+IVR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab83cceca7359637eaf25698f27ffd906}{AES\+\_\+\+IVR3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8ae18942f619e1023b284f01960158e}{AES\+\_\+\+IVR3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab83cceca7359637eaf25698f27ffd906}{AES\+\_\+\+IVR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9a4b4c613ced92f8c5c057d93704674}{AES\+\_\+\+IVR3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8ae18942f619e1023b284f01960158e}{AES\+\_\+\+IVR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeda4ff9910644bbf279ae1ed2b83afc}{AES\+\_\+\+SUSP0\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e77b6e335d05d0efbbb87a8c8414cd}{AES\+\_\+\+SUSP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeda4ff9910644bbf279ae1ed2b83afc}{AES\+\_\+\+SUSP0\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f10b19ff8ef8013d8931c99592e2a2}{AES\+\_\+\+SUSP0R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e77b6e335d05d0efbbb87a8c8414cd}{AES\+\_\+\+SUSP0\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf1fa12b6ef4ebe585efeac16fb85128}{AES\+\_\+\+SUSP1\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab983ad58636b0df4e2b958551f6ced58}{AES\+\_\+\+SUSP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf1fa12b6ef4ebe585efeac16fb85128}{AES\+\_\+\+SUSP1\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104c8a252ed0914b07c6baad9d586883}{AES\+\_\+\+SUSP1R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab983ad58636b0df4e2b958551f6ced58}{AES\+\_\+\+SUSP1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2688b01c6337b941895cd26f3eba6cc0}{AES\+\_\+\+SUSP2\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9e1a286a423b2884c07e89a9a850863}{AES\+\_\+\+SUSP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2688b01c6337b941895cd26f3eba6cc0}{AES\+\_\+\+SUSP2\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652980df5ad4fbb08a01048bd701be91}{AES\+\_\+\+SUSP2R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9e1a286a423b2884c07e89a9a850863}{AES\+\_\+\+SUSP2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga450113f7a942b04e4cc5e2a76ca6fcd8}{AES\+\_\+\+SUSP3\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61450c05dccb1a035c7db430c0366315}{AES\+\_\+\+SUSP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga450113f7a942b04e4cc5e2a76ca6fcd8}{AES\+\_\+\+SUSP3\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99351f9bc7c6ea43d9fb25e82017135}{AES\+\_\+\+SUSP3R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61450c05dccb1a035c7db430c0366315}{AES\+\_\+\+SUSP3\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ae9b33c5dd14a83e9a9160014700a3}{AES\+\_\+\+SUSP4\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e63bcb16d831fefe665e1c36aad2fa5}{AES\+\_\+\+SUSP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ae9b33c5dd14a83e9a9160014700a3}{AES\+\_\+\+SUSP4\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab65da0c7644ba9af82291b573b1d6fb}{AES\+\_\+\+SUSP4R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e63bcb16d831fefe665e1c36aad2fa5}{AES\+\_\+\+SUSP4\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e9c52701676cd4e041b2ad4d1058522}{AES\+\_\+\+SUSP5\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8556849e6307f3b054385fbdc390d1e8}{AES\+\_\+\+SUSP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e9c52701676cd4e041b2ad4d1058522}{AES\+\_\+\+SUSP5\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28d8416f7de233ab736ac6b210b733b1}{AES\+\_\+\+SUSP5R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8556849e6307f3b054385fbdc390d1e8}{AES\+\_\+\+SUSP5\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga568689d1d8b33d16b27f22429c9228c3}{AES\+\_\+\+SUSP6\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d450ab9b58a7af1bd03499344fc740}{AES\+\_\+\+SUSP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga568689d1d8b33d16b27f22429c9228c3}{AES\+\_\+\+SUSP6\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d7084db0441a273e9ce485cd506a08e}{AES\+\_\+\+SUSP6R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d450ab9b58a7af1bd03499344fc740}{AES\+\_\+\+SUSP6\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5dcef4432ba206e948459269f264abd}{AES\+\_\+\+SUSP7\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2a08a27142033901ba6ba702fefbdae}{AES\+\_\+\+SUSP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5dcef4432ba206e948459269f264abd}{AES\+\_\+\+SUSP7\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e4d9a089bd14072817656e76a723a89}{AES\+\_\+\+SUSP7R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2a08a27142033901ba6ba702fefbdae}{AES\+\_\+\+SUSP7\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087ec211a08c8241dad366d1785cda52}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087ec211a08c8241dad366d1785cda52}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac085bfd33abd74b8fea8fdb2c0d50281}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac085bfd33abd74b8fea8fdb2c0d50281}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadca211fa8d7b7129ebee6385bfe3c74b}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadca211fa8d7b7129ebee6385bfe3c74b}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b01017e80e2ef95bf33e48cd5f1c464}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b01017e80e2ef95bf33e48cd5f1c464}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0012c596aa1189cfe65548fe251335ed}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0012c596aa1189cfe65548fe251335ed}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab069ba1399d2868037f766a08dbe1e4a}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab069ba1399d2868037f766a08dbe1e4a}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad85456b2273dd7dfbb08fe92ac61b1e4}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad85456b2273dd7dfbb08fe92ac61b1e4}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cdbf8d2aa171d79890a087f1c43dbd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cdbf8d2aa171d79890a087f1c43dbd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54fef9be564548137ad7c2445b20c335}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54fef9be564548137ad7c2445b20c335}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1479bcdda36f67b6337b034b920fc6d}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1479bcdda36f67b6337b034b920fc6d}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga126264bff9e43ab1e8f833762fe83c1d}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga126264bff9e43ab1e8f833762fe83c1d}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga248a455a5f3c5fee0cc45ab365d7b516}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga248a455a5f3c5fee0cc45ab365d7b516}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a333a9204a12b733075b76fe405e073}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a333a9204a12b733075b76fe405e073}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c55dfd31b2060f1fb68338588a859e}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c55dfd31b2060f1fb68338588a859e}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa14ca3e688cfacb5f01b8e236b2dc8}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa14ca3e688cfacb5f01b8e236b2dc8}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5a506abd056cdecd143aa6b453a3c0}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5a506abd056cdecd143aa6b453a3c0}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf2a17e91ebc38899d49756cb90bf4ad}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf2a17e91ebc38899d49756cb90bf4ad}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3df7a4b5b5522c858efb983e147e521}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3df7a4b5b5522c858efb983e147e521}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9052b436400d7e915f8f5bfff90f90e1}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9052b436400d7e915f8f5bfff90f90e1}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c21cfd99b9042aae0c09646f194400d}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c21cfd99b9042aae0c09646f194400d}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf4eabd1be5d69031f89e738b5c74b67}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf4eabd1be5d69031f89e738b5c74b67}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a0e94ffea3d92ae1dc0eb5747cecc1}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a0e94ffea3d92ae1dc0eb5747cecc1}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae04cbdca367113e9af5ded68c90e8523}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae04cbdca367113e9af5ded68c90e8523}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga963d5205894b028565a3845600f4ffd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga963d5205894b028565a3845600f4ffd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8c37f4c5e50c523965acdd6fb68407}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8c37f4c5e50c523965acdd6fb68407}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf045c89aa989b77cd4a81d5995a35350}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf045c89aa989b77cd4a81d5995a35350}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797a964a31272c1fcab6b10f248f01b2}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797a964a31272c1fcab6b10f248f01b2}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga206b3332efbd7d8fdd094e791de94812}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga206b3332efbd7d8fdd094e791de94812}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga384a232196033f388924f3f598f63777}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga384a232196033f388924f3f598f63777}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4602952d83692098965c92eb075ba8f2}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4602952d83692098965c92eb075ba8f2}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga429ea8f924228f3c9c769a1dd10fccd2}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga429ea8f924228f3c9c769a1dd10fccd2}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae398bd469325b42df8d631c2c7648c03}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae398bd469325b42df8d631c2c7648c03}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a87eeb6e68e40c01607eb3055b2c802}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a87eeb6e68e40c01607eb3055b2c802}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfd856f903bc2bb83b5e33bdcfbb72a8}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfd856f903bc2bb83b5e33bdcfbb72a8}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ae42f9ec920fc45409fca256fc1c094}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ae42f9ec920fc45409fca256fc1c094}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c81071e0ad5e28ca23e87a3bef63f78}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c81071e0ad5e28ca23e87a3bef63f78}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8abc8c7851622f66870e25e698befa2}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8abc8c7851622f66870e25e698befa2}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa340e56f4bfd8bf669b3cb636940a21}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa340e56f4bfd8bf669b3cb636940a21}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9188b1e168f052779be66773b2132d6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9188b1e168f052779be66773b2132d6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57eb58cc21d13c4e954049cffe43853a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57eb58cc21d13c4e954049cffe43853a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4c91830b4d46fcd53d414a91735273}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4c91830b4d46fcd53d414a91735273}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44f092ea2c52ba0b5137c06702776f95}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44f092ea2c52ba0b5137c06702776f95}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8373c904a0574577398d22fe2d1872}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8373c904a0574577398d22fe2d1872}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30cfe132853ae9bea3b745104f6c6bf7}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30cfe132853ae9bea3b745104f6c6bf7}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3885a548a01240f4b093215c9940ef70}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3885a548a01240f4b093215c9940ef70}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacccd6618430fcc0515973f1335ea1cd7}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacccd6618430fcc0515973f1335ea1cd7}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4ff720ba13ea5f68b85d13cf881798a}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4ff720ba13ea5f68b85d13cf881798a}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f212a62195d09ebbdfcdf2811a3798a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f212a62195d09ebbdfcdf2811a3798a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65947a2b4d94e4d611a087a9a9d26069}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65947a2b4d94e4d611a087a9a9d26069}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94e93900522ede13863a0419ebedc67e}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94e93900522ede13863a0419ebedc67e}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93f0d87ce3ac10330dc041aba3a26476}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93f0d87ce3ac10330dc041aba3a26476}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55707c4ab09e3bb7905a7ccd9e15cb02}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55707c4ab09e3bb7905a7ccd9e15cb02}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga191c8a88496206410e22515c1dc8f726}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga191c8a88496206410e22515c1dc8f726}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00709a6aa2ad9e2a2bd93ecaea62a47b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00709a6aa2ad9e2a2bd93ecaea62a47b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03149a3b9b879b9f8ad6ba03021df818}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03149a3b9b879b9f8ad6ba03021df818}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61cdda5706c58ca9294f1457576c3d87}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61cdda5706c58ca9294f1457576c3d87}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f4112f52d39f2b8046af889c49c504c}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f4112f52d39f2b8046af889c49c504c}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe3b07726862ce6f3a0007de1553330a}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe3b07726862ce6f3a0007de1553330a}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5675e39ff8c23a18657c52281efc4c7e}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5675e39ff8c23a18657c52281efc4c7e}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2744612a297431a80718a67c7c79f19}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2744612a297431a80718a67c7c79f19}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fcc441150b42892a6ae5a4ae784d85e}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fcc441150b42892a6ae5a4ae784d85e}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a4138896fef96641f9ad5eb269f4c4}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a4138896fef96641f9ad5eb269f4c4}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga165bb032ce1148af49048daec69508e9}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga165bb032ce1148af49048daec69508e9}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2f07a706a1a1b3b351151aff8b48be2}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2f07a706a1a1b3b351151aff8b48be2}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5d87d39e76e413ecfd4135d1d069aa2}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5d87d39e76e413ecfd4135d1d069aa2}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f7a54c6896011a8226d98999bc5146}{DMA\+\_\+\+CCR\+\_\+\+SECM\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1222bbd454244b0d5f40111cd0a70ce7}{DMA\+\_\+\+CCR\+\_\+\+SECM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f7a54c6896011a8226d98999bc5146}{DMA\+\_\+\+CCR\+\_\+\+SECM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa73595c8299a35188251213dddb261b5}{DMA\+\_\+\+CCR\+\_\+\+SECM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1222bbd454244b0d5f40111cd0a70ce7}{DMA\+\_\+\+CCR\+\_\+\+SECM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6534bbf6086a8101291e9eb030604705}{DMA\+\_\+\+CCR\+\_\+\+SSEC\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59967da7eea4cb6e8b706053056d7ae}{DMA\+\_\+\+CCR\+\_\+\+SSEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6534bbf6086a8101291e9eb030604705}{DMA\+\_\+\+CCR\+\_\+\+SSEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ff558426966e8f3581f5ff53735f4f}{DMA\+\_\+\+CCR\+\_\+\+SSEC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59967da7eea4cb6e8b706053056d7ae}{DMA\+\_\+\+CCR\+\_\+\+SSEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c7d0193c0c8e5075fd6a4a6208d921}{DMA\+\_\+\+CCR\+\_\+\+DSEC\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fe54ae7fa64f3e9c650cdc59b5e04f9}{DMA\+\_\+\+CCR\+\_\+\+DSEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c7d0193c0c8e5075fd6a4a6208d921}{DMA\+\_\+\+CCR\+\_\+\+DSEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaede73edbc55c257ee62052c5ce0bb580}{DMA\+\_\+\+CCR\+\_\+\+DSEC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fe54ae7fa64f3e9c650cdc59b5e04f9}{DMA\+\_\+\+CCR\+\_\+\+DSEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae950f5cf6433a6eb0f951d6c4bcd5e9c}{DMA\+\_\+\+CCR\+\_\+\+PRIV\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga715cd6b1a8ff9398333833009fba1352}{DMA\+\_\+\+CCR\+\_\+\+PRIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae950f5cf6433a6eb0f951d6c4bcd5e9c}{DMA\+\_\+\+CCR\+\_\+\+PRIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac522679169831df558bf1c30a1fa27d}{DMA\+\_\+\+CCR\+\_\+\+PRIV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga715cd6b1a8ff9398333833009fba1352}{DMA\+\_\+\+CCR\+\_\+\+PRIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96337334b23e814de339a9697b8cfe52}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96337334b23e814de339a9697b8cfe52}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbe38bfd0952b6490a0517143030eb0}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbe38bfd0952b6490a0517143030eb0}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8680eed5bbb2c59ececcacbdb9cdd5b}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8680eed5bbb2c59ececcacbdb9cdd5b}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga429e04913f0ea2ec973e5e82c0264766}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6126943f2f3748939bb349412d3f03b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa32452d1f2a7d91e4c4218a1610c667}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2831ce899f332f8da4f1d254263b3bc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb52dc4b53c9a66f609e8caf59cd6b44}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7a3fff34272749e272f72aeb7fa1cc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db91cb8138352e96739f824a83532be}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92e544e1b59d38ed2058e118bef967fe}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada366ca555c297eafd90e68c02d02044}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada366ca555c297eafd90e68c02d02044}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15775843ac0ed584bf9a1cfffd8f38b8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01c0f39653ddcd626ff87df03cb6611d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01c0f39653ddcd626ff87df03cb6611d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc99ef1ca19c4c307bf9b432150a59fc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a64292fb2e083d9e656cf6ba117284d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a64292fb2e083d9e656cf6ba117284d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeedb99c6edfa679f95441003a4fa184d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4d57f6e7b5585e040d495f45b0f9eb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac078458a819c5c33e03264f172470826}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159a8b56ab4ad4d28cd1de9e4c6302b1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb24fe594a98ab3c48ab93f1ab8a26ab}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63bf7d7cb745db1ed6bb2714839b24ac}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1e3320cc81ab30ec0093882462062dd}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2033b6545b982157ab9688e6d325938}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5999cb7324e7b2a9185c5d8a77eb23e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8457b740a73ff1a0686d29a2b0a743d4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03842cdf2e83bfd10cb18ccb9950294c}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34a255277050f889accff6296d4d2c4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac46140d9ab832b7fc0abbb61b5443769}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d6d195feffdc8e198cb1b81973827cf}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga668b6c82bb519b3368d0d07fce1ff400}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c3d2f8548523521c0f29bac302e62fb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c410a8e8b7faf498cdd3d359370b57e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c410a8e8b7faf498cdd3d359370b57e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0670ce82c5515dbd0fa7ffb30c5e310f}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a8626aed7e6283cae9c5e822eca6530}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a8626aed7e6283cae9c5e822eca6530}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f62e6a76515c51c49b69c065493474}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2253152dfd4a7763bf392ef62d4a4978}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2253152dfd4a7763bf392ef62d4a4978}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga897d89e7184b94eb0afbca21cb8750db}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8820bb392d3c91706bf2886847c2d606}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8820bb392d3c91706bf2886847c2d606}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b0ed04270f1d02833c7dc9a7b0c312f}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b8d8b6ca900db74bb766d955f565c4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b8d8b6ca900db74bb766d955f565c4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e851a768425793ea5420c35b4829b0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae00df667fd758d6ebf4e3b076e9e400b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae00df667fd758d6ebf4e3b076e9e400b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeee06709196b4ba722e7ce237b27ef1}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae375a912ddb7187a20584c7793230773}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae375a912ddb7187a20584c7793230773}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf916a041d2e0a1d335dd88c59a3164f4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fe067d45f3f14d30ec0fccb6994c883}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fe067d45f3f14d30ec0fccb6994c883}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f52b9e34e9124f38f9311e484cee5af}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b2d36ad690341b147bb9822886cc275}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0d79e60be74a73ac9891425c9cac7a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b2d36ad690341b147bb9822886cc275}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd5cf65ac4cc733e2f2f28c42d6304ce}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0d79e60be74a73ac9891425c9cac7a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f44ad437b3aac50d90ce3922288fe6}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31fff6526801e61e220e97d71116eeab}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f44ad437b3aac50d90ce3922288fe6}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ac517220adb10b0cd416319fc78fb15}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31fff6526801e61e220e97d71116eeab}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5379df9cdc98331aa96dd0b636210f1}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf965882c32ac908262cd24454297902}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5379df9cdc98331aa96dd0b636210f1}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b857b97158e3f07fdf977cbb10a762c}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf965882c32ac908262cd24454297902}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b8835cfcf82c572a1ef1c36c34abdf9}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga434b548462af61383416edd2dcb56ea0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b8835cfcf82c572a1ef1c36c34abdf9}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd5405eaf145a04194b23e656bddd55c}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga434b548462af61383416edd2dcb56ea0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e3b729f03e6be3efefdfa7b3de4aeba}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e3b729f03e6be3efefdfa7b3de4aeba}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70c490a57226b0cf65670ef0862bc570}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4ebbde9a62ee95a6338626d646ec2c8}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga369ca15d681f53437c73151de70133fc}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4ebbde9a62ee95a6338626d646ec2c8}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa50538fa1251d21a8d8acb939467500b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga369ca15d681f53437c73151de70133fc}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbfe54d3cc58a6944aa2976e01d1094}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbfe54d3cc58a6944aa2976e01d1094}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeef7c29bdda17ad3b1bed01644b1ab33}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eb45386fe58e41a6247cf6ccb5a0d2d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eb45386fe58e41a6247cf6ccb5a0d2d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef484190cb68042bf4e9e8a50644f754}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e0879515484911a03231910b6d7fab6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e0879515484911a03231910b6d7fab6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83b3e64ad19bc75863f33f52a03fd75a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10c2fcab2b56ff07dd5e112f913e9619}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10c2fcab2b56ff07dd5e112f913e9619}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68b9cdd5ab4cf0a2fb0887b5db4e0a58}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16578f3755866ab90caa2d3d2f51a00a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16578f3755866ab90caa2d3d2f51a00a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga026bccb90d1300c53d8700e25942d144}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d40156b9f560992a041b20d21c3c1f}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d40156b9f560992a041b20d21c3c1f}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae176fa2b8832da594c6a130d5892c779}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga645cc01eb7d8735c3dcc76cd175e5fc6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga645cc01eb7d8735c3dcc76cd175e5fc6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga695c26af87b7d7d2d727742d6f726f99}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64bb59e540fee4c2469120ebe659e3b8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d38c3cc61f59a572982a1633985eb17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64bb59e540fee4c2469120ebe659e3b8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8870fbbcb14d04590dac916982dc69ba}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d38c3cc61f59a572982a1633985eb17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1be936bda6d631eafb2d9403574817}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1be936bda6d631eafb2d9403574817}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa645515a75688d7cc1cde84bfd7fcdf6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae84d36fec2ad069da641979bab0f9f41}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a9f96565c290abfb07e84cc4a2cff90}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae84d36fec2ad069da641979bab0f9f41}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4902a905a36690cd3fd0fe4cfdaf7af8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a9f96565c290abfb07e84cc4a2cff90}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga919ca55b990ed6caed069364f7a6b92b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga919ca55b990ed6caed069364f7a6b92b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c5230346bdb333bdf91a14f98a1a199}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fc15e40b12967facfae75abc5cf5180}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87426cd1a6ec3bad9143cd81e797928b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fc15e40b12967facfae75abc5cf5180}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81458488d3ad3181de0d73fe76baa1bd}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87426cd1a6ec3bad9143cd81e797928b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48ae6f5836ce97eddcc4af031211565d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1371744ce4933f402351abee02d4f1a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48ae6f5836ce97eddcc4af031211565d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2611d87d605fdb5a10fb3293d6078fd1}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1371744ce4933f402351abee02d4f1a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5af0df7bfeeb422793f94d96390c1ff8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5af0df7bfeeb422793f94d96390c1ff8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ed900828509efd93205b1a78f0547d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae252cb4694b6419a79b635fefc75cec7}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe866ac0f185f80c5f63d130a5ab43e5}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d2b00613808bc96bbcfdb5fb99cc4b9}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaede9164c5524bb32bd3364831ee4cbd1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9901f2590a2ef1f6d894d8d0900caa92}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb6949bac9495233060504023ec0df09}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab57011d2af947b8deb25f68f1572869a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab57011d2af947b8deb25f68f1572869a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fde828ebf2591bf66b85b962d55f7c1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae01448914a08863ca8b1532f6989091c}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae01448914a08863ca8b1532f6989091c}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ff9c72476bf78b81d0adc19400d23c6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad386b0f74797327dd7af2fa02fe9244e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9abc26b26211e3547274989a76ca069a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139d5a1a65dff14d03c3182f7285e9a6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d8df4b352776aac7f8f87d7df10d2b}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4902672594a2aaaa9902056a1b070eb1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae410cf5723fc84651b2427b4af497ae0}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8afa54f4f18a85ca4533964795951b46}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3e11aa6548eb6798968d8f5e74914d6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9ed954bd6544f5705b4eeb8ddb5cf4e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c1cd27caf63f11126df9fbe04dbc632}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c1cd27caf63f11126df9fbe04dbc632}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b3f4937e86d1fb056c2967506e1111}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76c2af51c202efa6047e8059c670adbf}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76c2af51c202efa6047e8059c670adbf}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0542871f3fbe583003090bab8268818}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9236153885a617861ba2f9792bbaca1f}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9236153885a617861ba2f9792bbaca1f}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8edd203deac52aadb99a89719a574e6}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09130c7c775dfaf6485304f3f149ba0}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09130c7c775dfaf6485304f3f149ba0}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a380f3cd5a179e1a66f972bc45d712a}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf8cffec104c5dfb43b42e007c4cd59}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf8cffec104c5dfb43b42e007c4cd59}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d433cf4d3caaaf83e777a62555b15f}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e0a228ec6329bb7fe3144fc746ed760}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e0a228ec6329bb7fe3144fc746ed760}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0848b4198324d163f3fe65c47c37493c}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96505a59a693293476ab460911d49b07}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96505a59a693293476ab460911d49b07}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21bff5e11e62fb6e2fd401aa645acda0}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2482c1dd3a40a81942d36fbc551aab4b}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2482c1dd3a40a81942d36fbc551aab4b}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc921ca625490acde916416c413ac115}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b462add4180763c4e01668a4260ebea}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b462add4180763c4e01668a4260ebea}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bff21e548722b17199668dec68acf2}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac09504ddcd216f9dd23230c83bc49563}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac09504ddcd216f9dd23230c83bc49563}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6dc675bd41bb0a76b878624663c21a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da31c13fdfe809796cd07045e8c8991}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da31c13fdfe809796cd07045e8c8991}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0782791f56d09bb8e274d769afdb3c8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ca8bbd0d41110cd7e9564d5e5dcc36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ca8bbd0d41110cd7e9564d5e5dcc36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4974072d53fc9bd190763935e60f8a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77a537a7dd20ab85d40299581518c9ed}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77a537a7dd20ab85d40299581518c9ed}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0bdaec8755d6d4269dd64324ab6c07}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0f0152598cc40642f4efafa5edb31d}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0f0152598cc40642f4efafa5edb31d}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a1abd80aa759bb8050a387960f7c495}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2db7b610f39a799b774e6d21dcda34f8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2db7b610f39a799b774e6d21dcda34f8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39de90819a3d912de47f4f843709d789}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1e8dc498b2412fcd1d26d202363041}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1e8dc498b2412fcd1d26d202363041}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae77ba5dcf668a513ef5b84533e45e919}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90715bf6f63242c2567d1544678d1293}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90715bf6f63242c2567d1544678d1293}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff997b170ecbe5557cde1fd6f03fc9df}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac79fbdc88062b9408087fce4413b0021}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac79fbdc88062b9408087fce4413b0021}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a502af1250a5dfa7af888160e74e6f7}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aff72956a096625aaf3bbb734fc943b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aff72956a096625aaf3bbb734fc943b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b34fb6c6d11203cba1e7a904cfc1868}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19fd884fdcae8882ed4b168b99e3df3f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19fd884fdcae8882ed4b168b99e3df3f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e16b30acaa8c4c2bb547baf3ec9b3a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b0323935c8f32508513dad6ceed6e0e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b0323935c8f32508513dad6ceed6e0e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fc1748eecd4bfceaa36dd1d79b94d36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabcf4feb3061a446814e00f8debdeabe}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabcf4feb3061a446814e00f8debdeabe}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bf9a6dbd973e8e9202c1d3c3d4eb040}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52c9960845715b8349dc3381aa01078a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52c9960845715b8349dc3381aa01078a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53737548b255936ed026b36048a0732f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa6dc897bab56600792ca94283e3aeb3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa6dc897bab56600792ca94283e3aeb3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed959bca0fc5892a10e066ccd2dd7bf}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4a540bda7c3992238858d1a06520852}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26ae52a0d0f2711e4972f1b1728f3466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4a540bda7c3992238858d1a06520852}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97869a710206ddbd450690296e103466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26ae52a0d0f2711e4972f1b1728f3466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6b33766040e6f7892db0d032a6b1af4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9797bae407294939871ceb00afc80beb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6b33766040e6f7892db0d032a6b1af4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2248e0a7413a0ed28784ef8752628639}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9797bae407294939871ceb00afc80beb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd6b345b4cf9bacfd2b4c745ab7d15a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad95adf212da62cac2f4a0af0a0cf26fb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd6b345b4cf9bacfd2b4c745ab7d15a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8132bb47cc6f36482abe82d01e147149}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad95adf212da62cac2f4a0af0a0cf26fb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga042fdebea1b7876406f032cc37d1e490}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga042fdebea1b7876406f032cc37d1e490}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209889f21ba08ebf88d6c9457beb77cf}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacde35087aad9127a0b4f161eaca86e}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacde35087aad9127a0b4f161eaca86e}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ecbb9c921eda4885e3cf81a458ab45}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30059d7d746c4d017d1b10a88143004d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30059d7d746c4d017d1b10a88143004d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga213cb9c3578baa0cacf9927eed8863f9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a162a89049b223bbf9068ca05b3a03b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a162a89049b223bbf9068ca05b3a03b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga255fe73433e37c6fe1615dd0098c6260}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27cabbd107d34007d9ac2aa9dcf981e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27cabbd107d34007d9ac2aa9dcf981e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb954d551c600e8b9e08c22c310d9e03}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d212225e0915ae0d91bae73fcd8d0af}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d212225e0915ae0d91bae73fcd8d0af}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99872e576c9227a5aae6872743d0d8c3}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6a7509f26a42c07e812b118409c160b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6a7509f26a42c07e812b118409c160b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7da46f6c3212ad6ac7db4b447f6ff01}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77ed0721433f25c5f5057027b9e95e6b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77ed0721433f25c5f5057027b9e95e6b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81471817661fc0b1b2b7d77a69c419e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c28473b2dc9e15adac89c916aed12c2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c28473b2dc9e15adac89c916aed12c2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea7326e04f8a9ab9459ba7685ed86b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1568e86a12a6cfd5d9c9f5f69b819e27}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1568e86a12a6cfd5d9c9f5f69b819e27}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadff1452aaa80ba824f1c9512d153b8dc}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab98a41f294b875c0cc265c544cb535f5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab98a41f294b875c0cc265c544cb535f5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa77ab895851c3c41f0723b0c72bc5fab}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee21639f24959459480012cd9bad641a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee21639f24959459480012cd9bad641a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12f3c98bbbc82aaacd33e26cd2789ba}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga257f1ae311d2c2d8415481cfa9581a3a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga257f1ae311d2c2d8415481cfa9581a3a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f6ba9c06451ebc2fcba3639a6a779a0}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d99fd7f61651fa0e533c572cde03d8f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d99fd7f61651fa0e533c572cde03d8f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f9accd948d854fdba6493d8e03744bb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37645a2c3788ce244e0544031c2e49e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37645a2c3788ce244e0544031c2e49e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45b0f0ea270f54aa0ecd3af4023a9858}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1885f7599fc62c86b7f5e397b8c75569}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1885f7599fc62c86b7f5e397b8c75569}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ef0426c67b6dafbf4aae002847ac2ce}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5daaebb02819f7d9a3a1af9b8dec2326}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5daaebb02819f7d9a3a1af9b8dec2326}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff41d474247f6b2c8b76f793988fa6a6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19502973c11563ccad8eb51673723740}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfb2318fd101bbb4599df74ecbb11680}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19502973c11563ccad8eb51673723740}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga103caad0cc333cff4d3c75045969fd0b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfb2318fd101bbb4599df74ecbb11680}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a246c22f0f03d34f3d109c1476f08cb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99cb3667b8d0c4f20cebfe641abb3984}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a246c22f0f03d34f3d109c1476f08cb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8949e3c06562ffd37295d68793cf3d77}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99cb3667b8d0c4f20cebfe641abb3984}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8d23f07d962f34ac900159cce0faafe}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8d23f07d962f34ac900159cce0faafe}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac05b5a8cb63bf02e4134aa189fae34ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73eda7e54f80e40a0ec0fb9af1bbaa4a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73eda7e54f80e40a0ec0fb9af1bbaa4a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52fb19b1afc008d8d7b6ad0926acdcd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59dd774e8cbcba437212a13a86be11e1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59dd774e8cbcba437212a13a86be11e1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa12ac7e4e39988eab687da8f3debf40b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga529a325616c7faf903af912ba0c2da3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga529a325616c7faf903af912ba0c2da3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1e997989e38c8e9debdd12c145e6f0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d894a668fc4baea03f8cce61412f7d7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d894a668fc4baea03f8cce61412f7d7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b506b5e6e42bda664de59d131df87da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e356ac4960f3af7079cd804d80d623}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e356ac4960f3af7079cd804d80d623}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f3f0e59ced76a37ab7dd308f20ad14d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff962ee70ec720397fe18531a6dad4e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff962ee70ec720397fe18531a6dad4e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9df63e324e9549e08ee2a16eed32983}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2735f37abc7aca8855f87ac5c316d501}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2735f37abc7aca8855f87ac5c316d501}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b3a565bf8039395ee1018fbc96b9ee2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad96bb4c82db94f5090643c81d0b7be40}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad96bb4c82db94f5090643c81d0b7be40}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9c2ad6d4d483c3a0477fce1df67d3e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga479be9443fdc18f7f4fa2012cafada5a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga479be9443fdc18f7f4fa2012cafada5a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73a5bcb04aefed10128844fa296e7a1a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ff027ca3cc1aae42e0d3e14c2b6432}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ff027ca3cc1aae42e0d3e14c2b6432}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d129999fcb4318b0df6b84438866235}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ae1de813f7896ca82ae0211c0438b0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ae1de813f7896ca82ae0211c0438b0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa43fa9277109423f6baed6a423916cab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f976e6ef04e1458e8798066c933a3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f976e6ef04e1458e8798066c933a3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf501ac61fc9bd206a1ed05af5034a7cc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86c47057c661d09bbb7ef4b4be343d9e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86c47057c661d09bbb7ef4b4be343d9e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac18cc42ba779ebbad2328ba1e2f6506b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6e72365de06d3d055b9b6e3ccbfcc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6e72365de06d3d055b9b6e3ccbfcc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e1b93e6892ced86e4831a4a8b170c17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed7f9ddefff57267d96feced518c459d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed7f9ddefff57267d96feced518c459d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46560400f33953bf74d67444f648edae}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9cf367bf69ff5724aa1adad193ba673}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea54f1e542f9fe029f8149098ab18bd8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9cf367bf69ff5724aa1adad193ba673}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5c1e56adfd1b75170f0439a3b2b179f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea54f1e542f9fe029f8149098ab18bd8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29317a3494d798e523559ff1095bffc7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac2e74a2213778c2e959f5f5f589330}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29317a3494d798e523559ff1095bffc7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf664b5aed998eaa5aed9ad58c676d70}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac2e74a2213778c2e959f5f5f589330}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77787e5532394bfd1bff249c3f36328b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36e430f985250afc82f6ac62f8790a6b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77787e5532394bfd1bff249c3f36328b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690f9e84c454e329196a6e82483a9213}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36e430f985250afc82f6ac62f8790a6b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cab11fe26bc766ee4bf19a755eb4bc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10457635259f8079c4ff5777ba1071e8}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cab11fe26bc766ee4bf19a755eb4bc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a15d5ce3274be23c659744a1b7fd25f}{EXTI\+\_\+\+PR1\+\_\+\+PIF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10457635259f8079c4ff5777ba1071e8}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37dce655ff01e026eba46858067811bb}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac156a121bbef00120d29a85ad7f2c1b2}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37dce655ff01e026eba46858067811bb}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga739e136817f54771016f77daea08102d}{EXTI\+\_\+\+PR1\+\_\+\+PIF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac156a121bbef00120d29a85ad7f2c1b2}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e5f30139739cff30d31ee389ddf01bf}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e5f30139739cff30d31ee389ddf01bf}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga828ad2828782a115cab34700499b330e}{EXTI\+\_\+\+PR1\+\_\+\+PIF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a8998c3795ef96705dd4150c06e6c90}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab327a738c5979868e4bea255cd5763f3}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a8998c3795ef96705dd4150c06e6c90}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cf380cffdf5d4eab1c881df0e00686f}{EXTI\+\_\+\+PR1\+\_\+\+PIF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab327a738c5979868e4bea255cd5763f3}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98846759da895e01a65aa757835425c8}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga122d977807478936fc7406c3f139bcf6}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98846759da895e01a65aa757835425c8}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291bcd9c3bb8aa3b878dcdffbc72822d}{EXTI\+\_\+\+PR1\+\_\+\+PIF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga122d977807478936fc7406c3f139bcf6}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2519f71daf76d8fee3d376a0f8c39218}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2519f71daf76d8fee3d376a0f8c39218}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0659bc32e4cc2c7f9f188c9fce67746e}{EXTI\+\_\+\+PR1\+\_\+\+PIF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8e07268cf0c2d06a2dbeb4781824224}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e90ad8230427fdd2a7e9fe644666fe}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8e07268cf0c2d06a2dbeb4781824224}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4410b8a994cbb681fd1652a21087b7f5}{EXTI\+\_\+\+PR1\+\_\+\+PIF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e90ad8230427fdd2a7e9fe644666fe}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da81870393e124f99bead53350046b5}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da81870393e124f99bead53350046b5}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e81851f1c71d274c3da1891f60be30c}{EXTI\+\_\+\+PR1\+\_\+\+PIF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac77277ed4e5424be358b908c559f4855}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa919b977684430cc30236169d4425d6b}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac77277ed4e5424be358b908c559f4855}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga509be357198911032a9135076f95033e}{EXTI\+\_\+\+PR1\+\_\+\+PIF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa919b977684430cc30236169d4425d6b}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67a9338b90ae40b6e97501accf50c6f9}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab08c06e9b632cefb95e0de83d8f9f61a}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67a9338b90ae40b6e97501accf50c6f9}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c9e6983c2c35d089467e1814bd6c1ad}{EXTI\+\_\+\+PR1\+\_\+\+PIF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab08c06e9b632cefb95e0de83d8f9f61a}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac49d543cdfd26af76625246ed1fe26ca}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga481579973729f68fca32cb2dd26cdb7b}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac49d543cdfd26af76625246ed1fe26ca}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89a542c450c3297062e07456b5700fec}{EXTI\+\_\+\+PR1\+\_\+\+PIF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga481579973729f68fca32cb2dd26cdb7b}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99beed2e2f326f18c48a8b7f773fba4d}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef1380de67a96cad335c1863c19f9798}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99beed2e2f326f18c48a8b7f773fba4d}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325b8aea6b33a7b14d6f2171069d95ca}{EXTI\+\_\+\+PR1\+\_\+\+PIF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef1380de67a96cad335c1863c19f9798}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ace2821fc593af5765173c750b89c31}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88671277972e4a3579b7f70877646f6d}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ace2821fc593af5765173c750b89c31}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaecc60519bff381ae5e449a5fc630c2a}{EXTI\+\_\+\+PR1\+\_\+\+PIF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88671277972e4a3579b7f70877646f6d}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c99ad0e1fd3746e3874456b5c74a8b}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c99ad0e1fd3746e3874456b5c74a8b}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818df633e6c3320a2de6297774185197}{EXTI\+\_\+\+PR1\+\_\+\+PIF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9e517b325fd5a8fdbb9ebaae6b946de}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9e517b325fd5a8fdbb9ebaae6b946de}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01ceef88b2ddd4555020a8b2784cca4f}{EXTI\+\_\+\+PR1\+\_\+\+PIF14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142747c6a4480c8fed9885d83314de6a}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142747c6a4480c8fed9885d83314de6a}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f98978924a53ccdb77fcc03d7174fde}{EXTI\+\_\+\+PR1\+\_\+\+PIF15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b55add3dcff6805e5c94b9786df4083}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08cf49821914f84ab220fa8b91451674}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b55add3dcff6805e5c94b9786df4083}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c511277c9965314d6c2c6355e14d3e4}{EXTI\+\_\+\+PR1\+\_\+\+PIF16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08cf49821914f84ab220fa8b91451674}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga609b92b2732484dac795b28a3f9f5d39}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60236251e550e233db4b7851a75f0e38}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga609b92b2732484dac795b28a3f9f5d39}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82fd747315627c7acd8a870c8d743930}{EXTI\+\_\+\+PR1\+\_\+\+PIF21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60236251e550e233db4b7851a75f0e38}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e0dc113c0e9a49cd91c5cac04561eaf}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6764a4e5b37f0049282640e2403f087b}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e0dc113c0e9a49cd91c5cac04561eaf}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38d3b54143cc4f9f82d2f6ee80b8a298}{EXTI\+\_\+\+PR1\+\_\+\+PIF22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6764a4e5b37f0049282640e2403f087b}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4987bb8e452ef4fdb062262baf33351f}{EXTI\+\_\+\+RTSR2\+\_\+\+RT34\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9dd68e6113d1ba6a62b0042046d6d03}{EXTI\+\_\+\+RTSR2\+\_\+\+RT34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4987bb8e452ef4fdb062262baf33351f}{EXTI\+\_\+\+RTSR2\+\_\+\+RT34\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ecc30b00cbe4908e83d4d76ea3a29c}{EXTI\+\_\+\+RTSR2\+\_\+\+RT34}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9dd68e6113d1ba6a62b0042046d6d03}{EXTI\+\_\+\+RTSR2\+\_\+\+RT34\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga980c6791937daaa18fde58e8f92e4952}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac66c157adabcaa8b3880dff46d41161}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga980c6791937daaa18fde58e8f92e4952}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga099ea918f2bc38cb6501ee204517b4f9}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac66c157adabcaa8b3880dff46d41161}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e87511b8f1f56767756d0edb4f07f52}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6b8c08560df1d8ee17f0ea17f071398}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e87511b8f1f56767756d0edb4f07f52}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba08351a3fbaeef8524d222029577741}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6b8c08560df1d8ee17f0ea17f071398}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga390ffcaccefa78f6e2e74a712e808fc6}{EXTI\+\_\+\+RTSR2\+\_\+\+RT45\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f5405bfa293798a15cdd34643f780c2}{EXTI\+\_\+\+RTSR2\+\_\+\+RT45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga390ffcaccefa78f6e2e74a712e808fc6}{EXTI\+\_\+\+RTSR2\+\_\+\+RT45\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86afb5fee78a7b54c5860acac2b9bd99}{EXTI\+\_\+\+RTSR2\+\_\+\+RT45}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f5405bfa293798a15cdd34643f780c2}{EXTI\+\_\+\+RTSR2\+\_\+\+RT45\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d40cd6f869edac7f3e0cbdf42401071}{EXTI\+\_\+\+FTSR2\+\_\+\+FT34\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85ff4bf0d99dcb91f3949a5f13bcbb8}{EXTI\+\_\+\+FTSR2\+\_\+\+FT34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d40cd6f869edac7f3e0cbdf42401071}{EXTI\+\_\+\+FTSR2\+\_\+\+FT34\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6f2cd7eb34a1d8ee3873f7b365c988e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT34}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85ff4bf0d99dcb91f3949a5f13bcbb8}{EXTI\+\_\+\+FTSR2\+\_\+\+FT34\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdba3bb91b50178a55b54b6b3324818d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32d0219507e06f14f69d33e98d7094e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdba3bb91b50178a55b54b6b3324818d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga567c3d8c911042f9d04898c2fe64a9a7}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32d0219507e06f14f69d33e98d7094e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae14d6d5392cb48cec1c2e9cdd24ffcc0}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec101b7c7a560dd36a3b589decab121e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae14d6d5392cb48cec1c2e9cdd24ffcc0}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb19ad0a720676ed1d5d58350b377c42}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec101b7c7a560dd36a3b589decab121e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6be50bd324f22e514507fc20ed2b5d3}{EXTI\+\_\+\+FTSR2\+\_\+\+FT45\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71d4339c8e56f2729215be0ac3431dee}{EXTI\+\_\+\+FTSR2\+\_\+\+FT45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6be50bd324f22e514507fc20ed2b5d3}{EXTI\+\_\+\+FTSR2\+\_\+\+FT45\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0604966b745d4b492d0e7afaf7e1852a}{EXTI\+\_\+\+FTSR2\+\_\+\+FT45}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71d4339c8e56f2729215be0ac3431dee}{EXTI\+\_\+\+FTSR2\+\_\+\+FT45\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30ca5d1caa6ed4ea227a2851df820327}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI34\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab14a70bfb7b956b2973ff387c0d7a61}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30ca5d1caa6ed4ea227a2851df820327}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI34\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa346f2c41ce88e4e3dbb14803cd85387}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI34}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab14a70bfb7b956b2973ff387c0d7a61}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI34\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a844c9c1d19a02efc75213d0af00d2}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b1b897227d23703208fda757052a4d3}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a844c9c1d19a02efc75213d0af00d2}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9734bb4989a9f9a42240f6cd6fe3eeca}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b1b897227d23703208fda757052a4d3}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0742e0782fc1ee49117740578de5b841}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84e9a5c8cc00bf3e483b25f5494b8bcd}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0742e0782fc1ee49117740578de5b841}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c00468d7aaca62c9c0175c7ff954c41}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84e9a5c8cc00bf3e483b25f5494b8bcd}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb8df7ba040c71231b3a61ec64f56d0a}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI45\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41cee6d70f5c48302285a4e9df6b31f}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb8df7ba040c71231b3a61ec64f56d0a}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI45\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab95a4b0c5589fcece6399f7ce9601cf6}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI45}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41cee6d70f5c48302285a4e9df6b31f}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI45\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6874e859119a6db0b1cca624df181ba7}{EXTI\+\_\+\+PR2\+\_\+\+PIF34\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af60bcca2a845b1d3bd004d7e323271}{EXTI\+\_\+\+PR2\+\_\+\+PIF34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6874e859119a6db0b1cca624df181ba7}{EXTI\+\_\+\+PR2\+\_\+\+PIF34\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758b51097cabdb5e54eeee699ce03174}{EXTI\+\_\+\+PR2\+\_\+\+PIF34}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af60bcca2a845b1d3bd004d7e323271}{EXTI\+\_\+\+PR2\+\_\+\+PIF34\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad53e58ce00481a1b8c5e0a9e9e372b8c}{EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6840ae47ead7b0ff5ab9bfe5bc6c3df8}{EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad53e58ce00481a1b8c5e0a9e9e372b8c}{EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe89983ca5f785f8a6cd0350b1043733}{EXTI\+\_\+\+PR2\+\_\+\+PIF40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6840ae47ead7b0ff5ab9bfe5bc6c3df8}{EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga485332f6d7297b81cf7f1e3e60d02a8c}{EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c18d43ecfc2fef3e98e0ff11bb5551}{EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga485332f6d7297b81cf7f1e3e60d02a8c}{EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a67f04de66f18824a79d22b62e4bc3a}{EXTI\+\_\+\+PR2\+\_\+\+PIF41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c18d43ecfc2fef3e98e0ff11bb5551}{EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga458a5a01524c91ba384417ed35fb984f}{EXTI\+\_\+\+PR2\+\_\+\+PIF45\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acb296963d43a5d5d6e596bd65cb467}{EXTI\+\_\+\+PR2\+\_\+\+PIF45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga458a5a01524c91ba384417ed35fb984f}{EXTI\+\_\+\+PR2\+\_\+\+PIF45\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d748d07b65be91fd6edbd4d94cf58d}{EXTI\+\_\+\+PR2\+\_\+\+PIF45}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acb296963d43a5d5d6e596bd65cb467}{EXTI\+\_\+\+PR2\+\_\+\+PIF45\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga671c8c0c00399207b70a1efc8c62a8a8}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga671c8c0c00399207b70a1efc8c62a8a8}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa272f68e9e26fdbfa4c7f54d23bd8ae1}{EXTI\+\_\+\+IMR1\+\_\+\+IM0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacbd11e155480aeb0ce2fec7569626cc}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacbd11e155480aeb0ce2fec7569626cc}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02c3931dfef9b112e4ea9417d6f5d2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c919c599a076c075513d73401b03c28}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c919c599a076c075513d73401b03c28}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bb98616b792bfc0c7b298129a6a3673}{EXTI\+\_\+\+IMR1\+\_\+\+IM2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393298c43ddd64996cf5d25d824dd81b}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393298c43ddd64996cf5d25d824dd81b}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ef33d1cc58c973df7c4e36ec3174cf}{EXTI\+\_\+\+IMR1\+\_\+\+IM3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b45b0939175299b6c1b5f44be44a24a}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b45b0939175299b6c1b5f44be44a24a}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a37b70f0864c9f66856da5cf66d245}{EXTI\+\_\+\+IMR1\+\_\+\+IM4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921ecae350e236e667c90e43c2c33f84}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921ecae350e236e667c90e43c2c33f84}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae26c5e58b2239d0868c92046dc0e05f1}{EXTI\+\_\+\+IMR1\+\_\+\+IM5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119e5c4b29e239bf82cea0f2dc8f42d2}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119e5c4b29e239bf82cea0f2dc8f42d2}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b985aee183566ac4ed97eda517234dd}{EXTI\+\_\+\+IMR1\+\_\+\+IM6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0379673284a1c66cfbdb7a6c62021f26}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0379673284a1c66cfbdb7a6c62021f26}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb28e642123c5651492ece188bced09b}{EXTI\+\_\+\+IMR1\+\_\+\+IM7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c4fd2a61cf772a7f793f371c7eee11b}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c4fd2a61cf772a7f793f371c7eee11b}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaded3e1e03ee9568073fe43e55b2da0}{EXTI\+\_\+\+IMR1\+\_\+\+IM8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb637bb49a9c82073440cb9980b74d00}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb637bb49a9c82073440cb9980b74d00}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab18193265978bd173dedfb912e2e5c1d}{EXTI\+\_\+\+IMR1\+\_\+\+IM9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aed9a0e6c0c59b9e29b57b2d89d6488}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aed9a0e6c0c59b9e29b57b2d89d6488}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8153cb7b84f435c263bdbb4c9f1602e}{EXTI\+\_\+\+IMR1\+\_\+\+IM10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39742f95325bf74638906b7efb156c9}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39742f95325bf74638906b7efb156c9}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db66607c1039a11a8e49393d7093697}{EXTI\+\_\+\+IMR1\+\_\+\+IM11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga706fa77f4d6b18eec622928ee10e92f9}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga706fa77f4d6b18eec622928ee10e92f9}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadafb7b965518887a3e3098c12f73c3c7}{EXTI\+\_\+\+IMR1\+\_\+\+IM12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d59e203edbf057f2902392b17f4813d}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d59e203edbf057f2902392b17f4813d}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4962c2025662416f8dfd486f294dfd7e}{EXTI\+\_\+\+IMR1\+\_\+\+IM13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0893b14f754043eccfa17cb25c8c8f5}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0893b14f754043eccfa17cb25c8c8f5}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1563fa3b791a788e15ae48c8408d3f06}{EXTI\+\_\+\+IMR1\+\_\+\+IM14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c29a888c7d5f860a18dbac2cd4eeda}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c29a888c7d5f860a18dbac2cd4eeda}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b89e1052116258842b0cc0935d72fc6}{EXTI\+\_\+\+IMR1\+\_\+\+IM15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94957ed408e9705d5e02d17232a063c8}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94957ed408e9705d5e02d17232a063c8}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bac4551decbfbbb98e8a5e19f526a39}{EXTI\+\_\+\+IMR1\+\_\+\+IM16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bc4ec9a5f3c64969c0ea28ae7b3643a}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bc4ec9a5f3c64969c0ea28ae7b3643a}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga279a6b8fad429681c2d78085cb0c6f5a}{EXTI\+\_\+\+IMR1\+\_\+\+IM17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae39b617c105dae53272053318462a081}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae39b617c105dae53272053318462a081}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga226e1af2518349964010b359a27dea2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM18}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ed1476b3f1d2fefbcda13efb4a4bfbe}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ed1476b3f1d2fefbcda13efb4a4bfbe}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1f64187c69e561662e99b8d1cac3ac4}{EXTI\+\_\+\+IMR1\+\_\+\+IM19}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70dc171e97384363d1c2e7963e0ad2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70dc171e97384363d1c2e7963e0ad2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c906952cfd83d59c5db12a50f0cd8d1}{EXTI\+\_\+\+IMR1\+\_\+\+IM20}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66c5dce173af30ddd8836b8000373ab8}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66c5dce173af30ddd8836b8000373ab8}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dcc1164a7c9628817e0be18db178a2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80c5f672dce74848255a788486e80211}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80c5f672dce74848255a788486e80211}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a588942e7cd5fe77afcb0d8d43b8c5}{EXTI\+\_\+\+IMR1\+\_\+\+IM22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b30caffc8ec7047f18456fdeceda5a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b30caffc8ec7047f18456fdeceda5a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4d3c64cb86bad3f7f1f43f614ef34f}{EXTI\+\_\+\+IMR1\+\_\+\+IM23}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9c4d64cb1fad733bf3ad7b11d81da97}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9c4d64cb1fad733bf3ad7b11d81da97}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25f38f19a139df71bfe597f649c96f08}{EXTI\+\_\+\+IMR1\+\_\+\+IM24}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga734d6ae0de0d65bc1243614985c63fb4}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga734d6ae0de0d65bc1243614985c63fb4}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaad02bd55120cd25badd4cb3785b152f}{EXTI\+\_\+\+IMR1\+\_\+\+IM25}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a1ef21cc205591aa4b29b8faada4bfc}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a1ef21cc205591aa4b29b8faada4bfc}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga317909c5bf2a6ef54fd2d5e6fb1fbfa6}{EXTI\+\_\+\+IMR1\+\_\+\+IM26}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga864700105590f7c56502c31956475ad2}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga864700105590f7c56502c31956475ad2}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3983785743d35d1cab919a25de1a583}{EXTI\+\_\+\+IMR1\+\_\+\+IM27}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce9d3ccde1e51678171200f6a422b54}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce9d3ccde1e51678171200f6a422b54}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga045dfba3673ba30828bcf63b03c768f7}{EXTI\+\_\+\+IMR1\+\_\+\+IM28}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd0e29b4a4961c43cf40b66f396398d}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd0e29b4a4961c43cf40b66f396398d}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690d2335a127df0dd20e52921ac5466c}{EXTI\+\_\+\+IMR1\+\_\+\+IM29}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa808736a13fef0379b254d7d999336ee}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa808736a13fef0379b254d7d999336ee}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga007ffdff3550d9bccfabea1d2f27b206}{EXTI\+\_\+\+IMR1\+\_\+\+IM30}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a04521e6853d9de0273912699c2d7fa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a04521e6853d9de0273912699c2d7fa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae587966adfea396ebe0b1ef5e1f683f4}{EXTI\+\_\+\+IMR1\+\_\+\+IM31}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37880a4049c51d17e5259a41c6c01bc0}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37880a4049c51d17e5259a41c6c01bc0}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2afd48d09cfb87d68809c58a95472fb6}{EXTI\+\_\+\+EMR1\+\_\+\+EM0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04f7d9975dbad33ad26c3258fdac004b}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04f7d9975dbad33ad26c3258fdac004b}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae06a6a531ec53ff20dde0456ca5c638c}{EXTI\+\_\+\+EMR1\+\_\+\+EM1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbc885252b14aa2a38b46339e4c47b7e}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbc885252b14aa2a38b46339e4c47b7e}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f7253dc04390084158db4ac4cf55aa0}{EXTI\+\_\+\+EMR1\+\_\+\+EM2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0937aa2030d0dbab175e877c62f4113b}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0937aa2030d0dbab175e877c62f4113b}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05bbdaa2b221154fd847f5d857a17080}{EXTI\+\_\+\+EMR1\+\_\+\+EM3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48bcd796f115f6ca56b1bf811d01ec87}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48bcd796f115f6ca56b1bf811d01ec87}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46368343defa0387fb67a748eae20dfb}{EXTI\+\_\+\+EMR1\+\_\+\+EM4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd6ccb9da460754343959e8554b9f17f}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd6ccb9da460754343959e8554b9f17f}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71acf82905a434d12cb76dc2338ace66}{EXTI\+\_\+\+EMR1\+\_\+\+EM5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa157fa69d55169c1d0413015046aa8e2}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa157fa69d55169c1d0413015046aa8e2}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1b1a2278ad2235095804912fb1a45b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabed6e5bcc0befb03e1af90068fffcd42}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabed6e5bcc0befb03e1af90068fffcd42}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352600168d2da5960124d01fc404f15d}{EXTI\+\_\+\+EMR1\+\_\+\+EM7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga961082a9f108bfde0a5d0738f9ba9dca}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga961082a9f108bfde0a5d0738f9ba9dca}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d7e479303396cc59c0f5e46a3ec205}{EXTI\+\_\+\+EMR1\+\_\+\+EM8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3b5f7d9d1ef92014a1bfd666db726ca}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3b5f7d9d1ef92014a1bfd666db726ca}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64bf4417d17ee6dbe04fd23746281014}{EXTI\+\_\+\+EMR1\+\_\+\+EM9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2564e9d6e468e17f1e12b32c33a2cf0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2564e9d6e468e17f1e12b32c33a2cf0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc7bfe67d1747aa934a035766d75b3c9}{EXTI\+\_\+\+EMR1\+\_\+\+EM10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga123b291eb4bdefc75fe3e8867e7f103c}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga123b291eb4bdefc75fe3e8867e7f103c}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6fe632805ed87a13ceead43312a3f47}{EXTI\+\_\+\+EMR1\+\_\+\+EM11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga861387326c6db78de356104b36f8ed0b}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga861387326c6db78de356104b36f8ed0b}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90d7d8f172638887e1cbe8b45675ac6a}{EXTI\+\_\+\+EMR1\+\_\+\+EM12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a24d7c75b589933296a145f5080879d}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a24d7c75b589933296a145f5080879d}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e767c6892865a0ec12b89b254a8bc3}{EXTI\+\_\+\+EMR1\+\_\+\+EM13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32b085fa2b7edd97e2d2cd0c17b290da}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32b085fa2b7edd97e2d2cd0c17b290da}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17bea6be6d7a32d2460c36a7d524c1b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6dcd183fae91af4abc18351112a4708d}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6dcd183fae91af4abc18351112a4708d}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga590b66e93724f03d4d07ab1ae3842934}{EXTI\+\_\+\+EMR1\+\_\+\+EM15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga798b1d8cc4d172fcb8120012b105263a}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga798b1d8cc4d172fcb8120012b105263a}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47aed69544022d8e5c09446e16fccacf}{EXTI\+\_\+\+EMR1\+\_\+\+EM17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ecce1d669209a32557f0ffcc523e90d}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ecce1d669209a32557f0ffcc523e90d}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga315bd5207cd3292266d1218fa39b9bf5}{EXTI\+\_\+\+EMR1\+\_\+\+EM19}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2450568c6c226b8d4a0b84d88201e48b}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2450568c6c226b8d4a0b84d88201e48b}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dec367d98c133c3f6902f3716c67dbb}{EXTI\+\_\+\+EMR1\+\_\+\+EM20}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a2c22ffb9ac88094f0555aa222089c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a2c22ffb9ac88094f0555aa222089c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29f4e00086202963c7c1bf226efaea1c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7658a13fcdcedde5fefc6739c59b32c5}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7658a13fcdcedde5fefc6739c59b32c5}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e72400d7177abb5fa53ea0335fcf6ae}{EXTI\+\_\+\+EMR1\+\_\+\+EM22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacc5b88204dc246ace7952f8a120186}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacc5b88204dc246ace7952f8a120186}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc35e911e950e87830b0ce7696168204}{EXTI\+\_\+\+IMR2\+\_\+\+IM34}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98397cc631a6b7423efef9a13abf403}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98397cc631a6b7423efef9a13abf403}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff7a2fb9c4f2232f5603f45091a7031f}{EXTI\+\_\+\+IMR2\+\_\+\+IM36}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe801f147d50a37e121ab666bd63d875}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe801f147d50a37e121ab666bd63d875}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee539b1022ffcdc64430836c8102952f}{EXTI\+\_\+\+IMR2\+\_\+\+IM37}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa33337e0abddba114c2f650751db7f54}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa33337e0abddba114c2f650751db7f54}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8c7613cc983adec4e575946d914be50}{EXTI\+\_\+\+IMR2\+\_\+\+IM38}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b0352972e04743b5ee6d858b153532e}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b0352972e04743b5ee6d858b153532e}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4371e2b61ed9855d2734bd776ab51d11}{EXTI\+\_\+\+IMR2\+\_\+\+IM39}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf9eda990626538d405943c60b1b08f}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadde7db2e9d42166c0cf70adb925fdf1}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf9eda990626538d405943c60b1b08f}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06b744cf5e04782ac8db717beb36ab29}{EXTI\+\_\+\+IMR2\+\_\+\+IM40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadde7db2e9d42166c0cf70adb925fdf1}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599b14f41eebb3331038e8bd9a07c057}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9813ab957489edca6c820fcf5578fc4}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599b14f41eebb3331038e8bd9a07c057}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1a51012414cd624d994e865812f41d}{EXTI\+\_\+\+IMR2\+\_\+\+IM41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9813ab957489edca6c820fcf5578fc4}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabac65e77325ffae1a78ea254ac02e617}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabac65e77325ffae1a78ea254ac02e617}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad31a05f853e119cbe46098f24b4e3356}{EXTI\+\_\+\+IMR2\+\_\+\+IM42}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21677aceef43bd6a14e6cf4958a4348f}{EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga794fe49391da627cf1c03aeb1125550d}{EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21677aceef43bd6a14e6cf4958a4348f}{EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cea2f96dc164c6cfbbebd17bae032ea}{EXTI\+\_\+\+IMR2\+\_\+\+IM43}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga794fe49391da627cf1c03aeb1125550d}{EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae880575c69779630590b0087c5815f24}{EXTI\+\_\+\+IMR2\+\_\+\+IM44\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3672e96178f13748fbb395bdf80bfc9a}{EXTI\+\_\+\+IMR2\+\_\+\+IM44\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae880575c69779630590b0087c5815f24}{EXTI\+\_\+\+IMR2\+\_\+\+IM44\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf13e45b48fe450be96c7440f494405cc}{EXTI\+\_\+\+IMR2\+\_\+\+IM44}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3672e96178f13748fbb395bdf80bfc9a}{EXTI\+\_\+\+IMR2\+\_\+\+IM44\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43f24f8a746ce5ef56dd2f3d584060e0}{EXTI\+\_\+\+IMR2\+\_\+\+IM45\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b1e4e236773e9af88b3b8687ffa747}{EXTI\+\_\+\+IMR2\+\_\+\+IM45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43f24f8a746ce5ef56dd2f3d584060e0}{EXTI\+\_\+\+IMR2\+\_\+\+IM45\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff10bbae3c8f5053743030eb10e7a5c}{EXTI\+\_\+\+IMR2\+\_\+\+IM45}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b1e4e236773e9af88b3b8687ffa747}{EXTI\+\_\+\+IMR2\+\_\+\+IM45\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7c97fdbd58a3e93b48f4cb03105aed3}{EXTI\+\_\+\+IMR2\+\_\+\+IM46\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71955bcebde5ecd27152d811a232886b}{EXTI\+\_\+\+IMR2\+\_\+\+IM46\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7c97fdbd58a3e93b48f4cb03105aed3}{EXTI\+\_\+\+IMR2\+\_\+\+IM46\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63b0fec1c26f1a49fbbcbc09a6d0b50b}{EXTI\+\_\+\+IMR2\+\_\+\+IM46}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71955bcebde5ecd27152d811a232886b}{EXTI\+\_\+\+IMR2\+\_\+\+IM46\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b3b884f256a15cd2c5d8d8df3f2d4a}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5baa73acf603fd591509eed18071119}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b3b884f256a15cd2c5d8d8df3f2d4a}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga958a4f93f24776530a4080d0d7c25506}{EXTI\+\_\+\+EMR2\+\_\+\+EM40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5baa73acf603fd591509eed18071119}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga598c22636f7eff5993d924f720c7ebdc}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga946543a8d574b49990b80de7df079e3f}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga598c22636f7eff5993d924f720c7ebdc}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cfc7d5abb44a46100dce82cfba0b8d8}{EXTI\+\_\+\+EMR2\+\_\+\+EM41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga946543a8d574b49990b80de7df079e3f}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52a05ff095a24c88c18a82db104f8c20}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga045311e7be03eca81a28b29e6f981a33}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52a05ff095a24c88c18a82db104f8c20}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad84c1683d78611cb9f553421021717d0}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga045311e7be03eca81a28b29e6f981a33}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7be18e03e04f36b04c4e4b62a01fe479}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga056ec15bff61bf44853aa4f282e43724}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7be18e03e04f36b04c4e4b62a01fe479}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c718b5318118e4ac491a2d1793d0724}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga056ec15bff61bf44853aa4f282e43724}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04e18bc64fbbdeec4d041d6b41456c3c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c69b9a2b1017febccfefe4311857b28}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04e18bc64fbbdeec4d041d6b41456c3c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80cc6b635da5152165dc3d18ed98a8d0}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c69b9a2b1017febccfefe4311857b28}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab827db6527495e52b84cbc90e92fbdd5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a09cbb5d419ea32eb1a467d9a34b29}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab827db6527495e52b84cbc90e92fbdd5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad112e455f04950aa0496fcfdd51d9170}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a09cbb5d419ea32eb1a467d9a34b29}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a555bd248a2c8c64dfb56e51f4dd77c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga764df14e54ff32d957056005eb0725f6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a555bd248a2c8c64dfb56e51f4dd77c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga450c3defbdd8f98dcfeb01bad40e0ad2}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga764df14e54ff32d957056005eb0725f6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3ae73dbaf1306bd3aed046c27a49815}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae074883b97abfc40c15a9fa108d235af}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3ae73dbaf1306bd3aed046c27a49815}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc6f128e63927ca8e0fe10cfd1e7c16}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae074883b97abfc40c15a9fa108d235af}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae849b1af640989b116367a37bde6eced}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae30b93fed7232fb7f11e9dd912025a72}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae849b1af640989b116367a37bde6eced}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6813498877864d126458e0e4248d5a11}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae30b93fed7232fb7f11e9dd912025a72}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7c6860b78ff84e5873f69212f0610f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5625fb9b9caa1bba16e474ad9e3f81e}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7c6860b78ff84e5873f69212f0610f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad94dc1415065eeac9678daf51b4845f7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5625fb9b9caa1bba16e474ad9e3f81e}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada3346ad60708b766f8f8adb49cbc6b9}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24766f10afcd1e9baf6444078205ee29}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada3346ad60708b766f8f8adb49cbc6b9}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba98be467afd51ec2fb2750a0ad6f84}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24766f10afcd1e9baf6444078205ee29}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e855f6a52c5dcb12234c5d498b67da}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914f7c56d079b7c058830b38e751e8b1}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e855f6a52c5dcb12234c5d498b67da}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa28f0240395f2c9f8efc1d893a02ddd}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914f7c56d079b7c058830b38e751e8b1}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaab976966b2abafc08c453ac6cbf613f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e085cf6b0ce7885e0cad64143706e0b}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaab976966b2abafc08c453ac6cbf613f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad31765c4a929224eadf958284c1fc65e}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e085cf6b0ce7885e0cad64143706e0b}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga359a1de464c64b099c7fd369ba5d93e7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga916ebd8a72057c95fac63a8a601d94a5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga359a1de464c64b099c7fd369ba5d93e7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4ad0f9bec7f462800661c70ad384aab}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga916ebd8a72057c95fac63a8a601d94a5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227d72e61d5b240dd24bbb1d0dcf8f0d}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddb10ef021a95445cbdb4146d507ea4a}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227d72e61d5b240dd24bbb1d0dcf8f0d}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade5c773f405afcf08c0b8e414f7904f3}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddb10ef021a95445cbdb4146d507ea4a}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88dc234ef41e8dad0244b91dfa985e07}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a212717f4e32794c34695448969348c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88dc234ef41e8dad0244b91dfa985e07}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga127577920749a189348bd52ea5045fa6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a212717f4e32794c34695448969348c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83e266d1d00bfaa4fbdd6779b2d99ab3}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96471356b31f8a1547c8dd110fadc2eb}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83e266d1d00bfaa4fbdd6779b2d99ab3}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga024080b4224d92a47383ebee033ea874}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96471356b31f8a1547c8dd110fadc2eb}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1e1fd2f75bc47a201ed3f3404d3448b}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a961af778fe87f7465ee5fb6116d05c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1e1fd2f75bc47a201ed3f3404d3448b}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4472fae6a73004edc07c405f0bdac45b}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a961af778fe87f7465ee5fb6116d05c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad507288465b6108927bfca26f91ae6f6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e91f930b8284e113c8771f990db26c5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad507288465b6108927bfca26f91ae6f6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5b1d1b8f61d7367d3f588df9629c80}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e91f930b8284e113c8771f990db26c5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab48e92010e042442e9e15f9fbd97c1d2}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d087413c35c697e0cdb2bb2dde836b0}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab48e92010e042442e9e15f9fbd97c1d2}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3eaba018f3fac62c20b0ecd32e83184}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d087413c35c697e0cdb2bb2dde836b0}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1898d57d69a60c1eb5ed103dacc01361}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c05669f63e8c0c932ebb5c6f004ed9}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1898d57d69a60c1eb5ed103dacc01361}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fdbd64f83355bd89ddc131d63c3fdce}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM18}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c05669f63e8c0c932ebb5c6f004ed9}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65ad66f1132da7690279e2cf476eb9f7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcc7082e4e419cf9a797cdb65180927c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65ad66f1132da7690279e2cf476eb9f7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ea43532f2426621c8fc17545afcf59}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM19}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcc7082e4e419cf9a797cdb65180927c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae95c840b8d9fd3768a97865032dbe0}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbc61409d1a389d912b49dfb2e16944}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae95c840b8d9fd3768a97865032dbe0}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb3dd51e8d647340a5f38d69170ce0ca}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM20}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbc61409d1a389d912b49dfb2e16944}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafafab0cd997062a908f2b59f12d6af48}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ed039b514135cac7968d200f42a4996}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafafab0cd997062a908f2b59f12d6af48}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18ad720fe5dd4e1cbeef06653b571b7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ed039b514135cac7968d200f42a4996}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga999bd947e7e9d2876c81a5f54b071330}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2b8a6ebb85c52cadcdc6ec763c16a5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga999bd947e7e9d2876c81a5f54b071330}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga885dae868353d83306adb438432b4163}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2b8a6ebb85c52cadcdc6ec763c16a5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafbc446048e73511cef1068021e2c6a8}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad96dd924e0dbad5fab6517124ada492a}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafbc446048e73511cef1068021e2c6a8}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b902d118ed51c77fe65b5f5ebad94cc}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM23}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad96dd924e0dbad5fab6517124ada492a}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga942a5652bb7de89ec6b0b28040c739e9}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM24\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fd89f14daffd08257d491944f562be}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga942a5652bb7de89ec6b0b28040c739e9}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM24\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7baacd998b67c25871c7414c541a2fb7}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM24}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fd89f14daffd08257d491944f562be}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fc6841fb1e46d53912b7fadbd03c199}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM25\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b02c16180a2b275a60fbf82dc785c6d}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fc6841fb1e46d53912b7fadbd03c199}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM25\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga540c9993b55e5c9c0208946ca8f949d6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM25}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b02c16180a2b275a60fbf82dc785c6d}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1bf479c0b4d128a7200c892e4964a5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM26\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd63dbdc4f14ffdcfbc76466ca266728}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1bf479c0b4d128a7200c892e4964a5}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM26\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5ec44a1d3bde9db2c69534d271454f8}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM26}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd63dbdc4f14ffdcfbc76466ca266728}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33976511118a22c7c757fef3bb7720ad}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM27\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafecb53512741beec867e2c32a8185d23}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33976511118a22c7c757fef3bb7720ad}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM27\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95da7b4c350cf99202cae068a0fb2a92}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM27}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafecb53512741beec867e2c32a8185d23}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5930e85daa4e4f911884b676a440488c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM28\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d777f21cc5f5c7e75838ec53c0485f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5930e85daa4e4f911884b676a440488c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM28\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11afc75fee7d7a60717f4f43ec580766}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM28}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d777f21cc5f5c7e75838ec53c0485f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262b6b546d673d8e94aebb2c6aa71971}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM29\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577554fee6ef4f4726cc329e3bbd6979}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262b6b546d673d8e94aebb2c6aa71971}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM29\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga566cd5718ab14644fec71bd74166ce61}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM29}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577554fee6ef4f4726cc329e3bbd6979}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fe1367b4558e4b4cf27e1e0db528ad6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM30\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae517fd9f0975c5b2c0a34b30887d7f8a}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fe1367b4558e4b4cf27e1e0db528ad6}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM30\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d64bbe5930cd0e4a2bcaf672a03b59d}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM30}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae517fd9f0975c5b2c0a34b30887d7f8a}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22f42f004886af14aa7f8e42d58d34f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM31\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga580c0da7669029d0b3d16a875bff8b8c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22f42f004886af14aa7f8e42d58d34f}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM31\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7665aab2566358c572925b2d0b3b70c4}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM31}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga580c0da7669029d0b3d16a875bff8b8c}{EXTI\+\_\+\+C2\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b3035282b0aa77b16eb9a033c18fc4a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e05d33e09f4b9eda81313f806f2a9d4}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b3035282b0aa77b16eb9a033c18fc4a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabaa3a1d40e2201b6ddfa436518fc876}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e05d33e09f4b9eda81313f806f2a9d4}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc3be37d103953bbd208d6d62b11c3a1}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5e21112246f52c132d42f913e4b51a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc3be37d103953bbd208d6d62b11c3a1}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacefe45cc6cdac8e7aee37058e93cccc4}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5e21112246f52c132d42f913e4b51a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5934d0d75e2999b5ae19e88990346f}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f316977e0f2b8e5206cfa5cbbfb3e55}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5934d0d75e2999b5ae19e88990346f}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40d0990b9956cbb43804e6db05ab0fcf}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f316977e0f2b8e5206cfa5cbbfb3e55}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae43cc21c709ed24447dd3fa92cf65b2c}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga891666836d848255e0e1a72b213bb3cc}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae43cc21c709ed24447dd3fa92cf65b2c}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ef8202698df41f09316ef4e0762719}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga891666836d848255e0e1a72b213bb3cc}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f9ee911d0059c2446aa30f9f45f87b1}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014feefefaedcd7cca9fad9887b7c5ac}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f9ee911d0059c2446aa30f9f45f87b1}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac18f853c473712efba87b44e5a105ee9}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014feefefaedcd7cca9fad9887b7c5ac}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeca06a1713d78abfc8c0acea257493de}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ba677a822312268d1890b15c91ee43}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeca06a1713d78abfc8c0acea257493de}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fdec1b83d394806ca904748f9042f9e}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ba677a822312268d1890b15c91ee43}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf80d51838a7d296110d1b10929a9476}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf1ee79473ccde1c04c4061b14d762d5}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf80d51838a7d296110d1b10929a9476}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989a16e3814f48a25a53e60c7bd58244}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf1ee79473ccde1c04c4061b14d762d5}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0623232349caf9a80b46e4329ec6258}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabacb79b100821ff7d00f9fdece8cc403}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0623232349caf9a80b46e4329ec6258}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7deab58f9482aec387cad75779749af}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabacb79b100821ff7d00f9fdece8cc403}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33def29d1c0345abe8d75a9eef1f8bba}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f1f2f8ba11c0c797110a7d2cc99482f}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33def29d1c0345abe8d75a9eef1f8bba}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga780fd83a131afdae140d8a8fab9a6992}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f1f2f8ba11c0c797110a7d2cc99482f}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fc7538f5bfa7084dbd2fe9c876ed231}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74f21eb763efb52bd31c17cb5381b2ee}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fc7538f5bfa7084dbd2fe9c876ed231}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d5d58255789e4c6a123fe98b9df4901}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74f21eb763efb52bd31c17cb5381b2ee}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e4331beb2e99bbae984e47f607e3a8}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51966d2ccb61bbf7bfe81053a3aed682}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e4331beb2e99bbae984e47f607e3a8}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga945d2dfec4c3913d0e36ba3e04b3238d}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51966d2ccb61bbf7bfe81053a3aed682}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf330c90aaff3460aa91d79affe9a001b}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17634349b045d52a4c750f79310e5aee}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf330c90aaff3460aa91d79affe9a001b}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa415df3cb54071c6d4617b1224c628c5}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17634349b045d52a4c750f79310e5aee}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577076ac1576c01b74f169725d8e2c12}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50370e55cddd09e97ee0981c33e2a8f8}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577076ac1576c01b74f169725d8e2c12}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35ff1bcf825e82864ae32c97650b726e}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50370e55cddd09e97ee0981c33e2a8f8}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85d092352f8b40caa5b955d0b780e58f}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d49fba06c9b2cb0a01237fc1b00f340}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85d092352f8b40caa5b955d0b780e58f}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57f30fcf94827c90aeddf0fcba9a0aab}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d49fba06c9b2cb0a01237fc1b00f340}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33019e91cf8764029d94207e13b209a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8ac6229b195c83e0a99b3d65b589b74}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33019e91cf8764029d94207e13b209a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18d228d9861e2e6b7031a0f823a756ad}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8ac6229b195c83e0a99b3d65b589b74}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1222a08f955ff14d116439985690edab}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c1240b58da4fc023476fad08611c7fa}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1222a08f955ff14d116439985690edab}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d712a5273392927e88d48e39fd14944}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c1240b58da4fc023476fad08611c7fa}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16cf347079abb574a3b4b322ae1ad8ed}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd3ae9a560886d42378446f19554358}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16cf347079abb574a3b4b322ae1ad8ed}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga792ff0da92d96b4a6841b041dad43c22}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd3ae9a560886d42378446f19554358}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga789f7c6943e5b4dca875794436a3ace4}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba7dc8fcaff2f6a2e2358204813a28b}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga789f7c6943e5b4dca875794436a3ace4}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42aad815c783e7bc4b67d2338523acc1}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM19}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba7dc8fcaff2f6a2e2358204813a28b}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93185e4a69f3e6f79ce091576870a5e}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9ef881c18a4d601de1ed969e828556b}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93185e4a69f3e6f79ce091576870a5e}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5ae76b1fdd93c070dfd52ef8f2785ad}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM20}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9ef881c18a4d601de1ed969e828556b}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e67bb39572231a6594b119ead367a11}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5077895143b662d2a1527efa81abb937}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e67bb39572231a6594b119ead367a11}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga966ea966a186db5c234b54998dbe85f8}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5077895143b662d2a1527efa81abb937}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5be74e9aea4dbb1b43b6c21bea2c4a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e70e20b18433e635509303a1ab3548a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5be74e9aea4dbb1b43b6c21bea2c4a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49ae03788368d5bebb6c5db13167be29}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e70e20b18433e635509303a1ab3548a}{EXTI\+\_\+\+C2\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga561be60875632dccb00d0236065a5ff3}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM34\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967efa44e1c1070ac8d67fa52de897a3}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga561be60875632dccb00d0236065a5ff3}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM34\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3565edda63e5b7f0c3f4ccc3baac25}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM34}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967efa44e1c1070ac8d67fa52de897a3}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29f402f1cb26a61faec45480ed545286}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM36\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabbc038243841cf8b5ed46eaf80c491c}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29f402f1cb26a61faec45480ed545286}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM36\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93ac7e8b13e443110cd95ce128ec02a}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM36}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabbc038243841cf8b5ed46eaf80c491c}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga739342617f086a54b9e07a3a49259b0b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM37\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bc8bbf1038a5a396afb1ab2092272bf}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga739342617f086a54b9e07a3a49259b0b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM37\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fe1baf62acbe4f66696d237f905e464}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM37}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bc8bbf1038a5a396afb1ab2092272bf}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b2bf94d9d4e8e3aa293709c4c7d0b4d}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM38\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56701432aa86dcc652dc35b92e409899}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b2bf94d9d4e8e3aa293709c4c7d0b4d}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM38\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eb3fd748f8b381e2d8ab901cdc6c550}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM38}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56701432aa86dcc652dc35b92e409899}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefd40f1e5ce68e8d2174e2442683fc9e}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM39\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65591d56943a35e8ca41ba1af2f23c3d}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefd40f1e5ce68e8d2174e2442683fc9e}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM39\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab390167e98f92487a1eb07a21003e637}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM39}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65591d56943a35e8ca41ba1af2f23c3d}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96d03cb6a11a2a8d7b39d1b88a8c97e0}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga280518d8b0148e114ddcf2512dd9bc6b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96d03cb6a11a2a8d7b39d1b88a8c97e0}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa758b3eaad8c3f7685db1161fd5169bd}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga280518d8b0148e114ddcf2512dd9bc6b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23ab87dd5c94c78ed047d07957e16c0}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd23389b01a2ce943ff93bd347bd7efb}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23ab87dd5c94c78ed047d07957e16c0}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee86cd68fd5ec9b97a0a8a300cdd28b1}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd23389b01a2ce943ff93bd347bd7efb}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf610b04346e9cf5dccdc4d5cef04ec16}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM42\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac582d6e30bf934cad51e149e5883e6c3}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf610b04346e9cf5dccdc4d5cef04ec16}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM42\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61db4d6f289d07b752ddfbdad6649f4a}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM42}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac582d6e30bf934cad51e149e5883e6c3}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57b87df506a5768db45ffd5c0dcfaa38}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM43\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07c7b4ed75eb881e00c23cd5686b5b9b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM43\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57b87df506a5768db45ffd5c0dcfaa38}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM43\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab06385509619c0f711649a3a34b81cde}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM43}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07c7b4ed75eb881e00c23cd5686b5b9b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM43\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga655f1b042cdacba5f37052e4480aac7b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM44\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88d541042e73c2ccb96eee9ec5a14730}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM44\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga655f1b042cdacba5f37052e4480aac7b}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM44\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1aab3127daa28ca11e14663bdbf7adb}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM44}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88d541042e73c2ccb96eee9ec5a14730}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM44\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31295ab77d4d3dfa105ab3946b430420}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM45\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c17783f3a4c087c9e86c66c56a071b6}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31295ab77d4d3dfa105ab3946b430420}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM45\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fd860f4805a6af45b94c0479d27f38}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM45}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c17783f3a4c087c9e86c66c56a071b6}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM45\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa145f5a7ef3e4c3238757d418cd825d}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM46\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d9aca0f000227a7b9ef0ecc9526f3e}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM46\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa145f5a7ef3e4c3238757d418cd825d}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM46\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2176f1d3f145ee78a933c5a96c849a72}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM46}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d9aca0f000227a7b9ef0ecc9526f3e}{EXTI\+\_\+\+C2\+IMR2\+\_\+\+IM46\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga237b7c607b03c27bb94cabb01236603e}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM40\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a7df954137fd3d4567d416ca1efb806}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga237b7c607b03c27bb94cabb01236603e}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM40\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff54bd3d6cc880dae4d3a8a5c1155a4}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM40}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a7df954137fd3d4567d416ca1efb806}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab312789244e8e42a73c321378edc2875}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM41\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfcde6f27970978af092828fe54cfc26}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab312789244e8e42a73c321378edc2875}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM41\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab77f909aee513380cabb7f6b61a26f58}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM41}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfcde6f27970978af092828fe54cfc26}{EXTI\+\_\+\+C2\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75f5a3c6dccce5603791c87ce5b22b1}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92a69d08a5459809b45e4f9cead095df}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75f5a3c6dccce5603791c87ce5b22b1}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7eeda0f6f32e0318f9efdba1bbc0c49}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba0ce316fcee92829c99edc10644ae4b}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7eeda0f6f32e0318f9efdba1bbc0c49}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35b4b6343384d9f82af768e4379f2b20}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d7a1256668745172a29c8c578e62a5f}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7818306de3eca6bc55818448ebd9b3}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d7a1256668745172a29c8c578e62a5f}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf996209bc0016be098d2f660ae317c}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae4143c4237e7d5dcdd5c014e487d82}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf996209bc0016be098d2f660ae317c}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2e3bb2e499dc0c273d6dae21d05934b}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785eb7a8bee367a20ae000b99ade294}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2e3bb2e499dc0c273d6dae21d05934b}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7c7fb74b01dbb056c7e1d8101ebe7a5}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69bc42abb5dfc5e4ae039308be5fa82}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7c7fb74b01dbb056c7e1d8101ebe7a5}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bad73c94dd9944c37e684b6a1b0a212}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079f05e7e9335b5eabfcaeef034341a}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bad73c94dd9944c37e684b6a1b0a212}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c7f4fb0bf3ec0e9399b931403aa30c4}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbe71a4d054398c1c70d537712f3437}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c7f4fb0bf3ec0e9399b931403aa30c4}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac10d018ce042188216646852e3522c5f}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f6c3c99363da2b48b6e71664d81d3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac10d018ce042188216646852e3522c5f}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0774ed4c8c147367c781698d3324e483}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90a265e00de6884fe137e2376b9e2f3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0774ed4c8c147367c781698d3324e483}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394fc0062fbde128d71952cb5e0600a4}{TZSC\+\_\+\+CR\+\_\+\+LCK\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa32c4d9e69615a88f9339ec72baeec16}{TZSC\+\_\+\+CR\+\_\+\+LCK\+\_\+\+Msk}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394fc0062fbde128d71952cb5e0600a4}{TZSC\+\_\+\+CR\+\_\+\+LCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe5a1d5df8d1072f8f63a34cdcfb521}{TZSC\+\_\+\+SECCFGR1\+\_\+\+ALL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0966c7484629f5dc4d17973684785fab}{TZSC\+\_\+\+SECCFGR1\+\_\+\+ALL\+\_\+\+Msk}}~(0x0000200\+CU)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b41404d47b6c8c4fa2980a1612df2c4}{TZSC\+\_\+\+SECCFGR1\+\_\+\+AESSEC\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf882811b2b2967e0a4977f5d292f4ca5}{TZSC\+\_\+\+SECCFGR1\+\_\+\+AESSEC\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb74ddf34bdc81b4568f4e2142e67c04}{TZSC\+\_\+\+SECCFGR1\+\_\+\+RNGSEC\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449b4ae190df7fcd5daaf737868badaf}{TZSC\+\_\+\+SECCFGR1\+\_\+\+RNGSEC\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9438d43aafa91898ea19a5651023be5}{TZSC\+\_\+\+SECCFGR1\+\_\+\+PKASEC\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8fbff39dfcc93707700e3ca3d46fe4b}{TZSC\+\_\+\+SECCFGR1\+\_\+\+PKASEC\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93d997bdd4cbc9713676418bfbf46c8}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+ALL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac229deb62ca2050a26b01e3100d03c}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+ALL\+\_\+\+Msk}}~(0x0000201\+CU)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga249ad37795dc89a641ae2885b1e89e5f}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+AESPRIV\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa7ac0f0150304669ff24e344d54877}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+AESPRIV\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40efea2b792a878d9a90da21133d49f4}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+RNGPRIV\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad86787daafa299b10142ace0132d3627}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+RNGPRIV\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5cfd49e2352b58724000b26a7636c9d}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+SUBGHZSPIPRIV\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68650fcbb08b965e1e841af107127afc}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+SUBGHZSPIPRIV\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35b4b6343384d9f82af768e4379f2b20}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf937fc7a86ef58b6d6c92cd6269e2e4c}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+PKAPRIV\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31520ccca09d98f6ad3f83ce0c153a2e}{TZSC\+\_\+\+PRIVCFGR1\+\_\+\+PKAPRIV\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3947db23adba053097f1288d88288fd9}{TZSC\+\_\+\+MPCWM1\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90ed064e4f8e19a81907e0c11e8831cd}{TZSC\+\_\+\+MPCWM1\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Msk}}~(0x0\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3947db23adba053097f1288d88288fd9}{TZSC\+\_\+\+MPCWM1\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga925bc8979cbec1057dc708267a98c103}{TZSC\+\_\+\+MPCWM1\+\_\+\+UPWWMR\+\_\+\+LGTH\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b327aa983d47dcb419942129614ff9c}{TZSC\+\_\+\+MPCWM1\+\_\+\+UPWWMR\+\_\+\+LGTH\+\_\+\+Msk}}~(0x0\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga925bc8979cbec1057dc708267a98c103}{TZSC\+\_\+\+MPCWM1\+\_\+\+UPWWMR\+\_\+\+LGTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe6a3c2d11876a009e7bf46bb6a76596}{TZSC\+\_\+\+MPCWM2\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a1e487b94c47aa123c6d7861304b6d}{TZSC\+\_\+\+MPCWM2\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Msk}}~(0x0\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe6a3c2d11876a009e7bf46bb6a76596}{TZSC\+\_\+\+MPCWM2\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae03d3f22f8fabfb28d348554193d1506}{TZSC\+\_\+\+MPCWM3\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f6b675d34c1bf1d10a149fe3bd4b9fb}{TZSC\+\_\+\+MPCWM3\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Msk}}~(0x0\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae03d3f22f8fabfb28d348554193d1506}{TZSC\+\_\+\+MPCWM3\+\_\+\+UPWMR\+\_\+\+LGTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c00e6a9b9951537b3e6fb97fe0c5cb}{TZIC\+\_\+\+IER1\+\_\+\+ALL\+\_\+\+Msk}}~0x00003\+FFFu
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga732a6acbe3da785c2589eb7c72036dda}{TZIC\+\_\+\+IER1\+\_\+\+TZICIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75f5a3c6dccce5603791c87ce5b22b1}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac04004cd670c9ee8dfee6d6d14a05533}{TZIC\+\_\+\+IER1\+\_\+\+TZICIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92a69d08a5459809b45e4f9cead095df}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae02435014b261ba78791b72315a9f9f6}{TZIC\+\_\+\+IER1\+\_\+\+TZSCIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7eeda0f6f32e0318f9efdba1bbc0c49}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e08e20c1dfd60bc64cf05ec72191f6}{TZIC\+\_\+\+IER1\+\_\+\+TZSCIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba0ce316fcee92829c99edc10644ae4b}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa427083f25a74a6a9302e63504461e6d}{TZIC\+\_\+\+IER1\+\_\+\+AESIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a0a987fb1639c078350fb01914195ea}{TZIC\+\_\+\+IER1\+\_\+\+AESIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d00c46921af4baa2b55bf9606ed32af}{TZIC\+\_\+\+IER1\+\_\+\+RNGIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3c30a8a99f66035cfb987131de96b11}{TZIC\+\_\+\+IER1\+\_\+\+RNGIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd14df80c9f1be5e3b9911958d2502af}{TZIC\+\_\+\+IER1\+\_\+\+SUBGHZSPIIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga645b3b931c1a2711f7e7c0f16cb39168}{TZIC\+\_\+\+IER1\+\_\+\+SUBGHZSPIIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35b4b6343384d9f82af768e4379f2b20}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace86115cdeaf130e026a79204f007ae6}{TZIC\+\_\+\+IER1\+\_\+\+PWRIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d7a1256668745172a29c8c578e62a5f}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab010d7498a6a94fd9cd9b3cc92399b18}{TZIC\+\_\+\+IER1\+\_\+\+PWRIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7818306de3eca6bc55818448ebd9b3}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e72d20031dd5a0e531baa5323ac3aba}{TZIC\+\_\+\+IER1\+\_\+\+FLASHIFIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf996209bc0016be098d2f660ae317c}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d31846da7c27f295f279949f9e2306}{TZIC\+\_\+\+IER1\+\_\+\+FLASHIFIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae4143c4237e7d5dcdd5c014e487d82}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea1400c9ccb9d4b33ef31df75cdc0db}{TZIC\+\_\+\+IER1\+\_\+\+DMA1\+IE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2e3bb2e499dc0c273d6dae21d05934b}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a807c9d9b6b67200a9479fe37b5a04b}{TZIC\+\_\+\+IER1\+\_\+\+DMA1\+IE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785eb7a8bee367a20ae000b99ade294}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119eef3fee2392d71a1fa89f5316af29}{TZIC\+\_\+\+IER1\+\_\+\+DMA2\+IE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7c7fb74b01dbb056c7e1d8101ebe7a5}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe7378c87031f6c3138f74f64076ab6}{TZIC\+\_\+\+IER1\+\_\+\+DMA2\+IE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69bc42abb5dfc5e4ae039308be5fa82}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e593b03e057edc825d7eecbcbc7692}{TZIC\+\_\+\+IER1\+\_\+\+DMAMUXIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bad73c94dd9944c37e684b6a1b0a212}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed4f9257d09bdc0ff82251c758b96c1}{TZIC\+\_\+\+IER1\+\_\+\+DMAMUXIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079f05e7e9335b5eabfcaeef034341a}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f7395b5168fc047b5be1a78a2efd9b8}{TZIC\+\_\+\+IER1\+\_\+\+FLASHIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c7f4fb0bf3ec0e9399b931403aa30c4}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491fdee2644a91bfce295f7cf70a8c2a}{TZIC\+\_\+\+IER1\+\_\+\+FLASHIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbe71a4d054398c1c70d537712f3437}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd4436f5d7c384c331f64a01e48a2805}{TZIC\+\_\+\+IER1\+\_\+\+SRAM1\+IE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac10d018ce042188216646852e3522c5f}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ea63557fd2c8c0db0093a3986a779a7}{TZIC\+\_\+\+IER1\+\_\+\+SRAM1\+IE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f6c3c99363da2b48b6e71664d81d3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337f47dafa5aae1aec2a8b26fa50f1d7}{TZIC\+\_\+\+IER1\+\_\+\+SRAM2\+IE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0774ed4c8c147367c781698d3324e483}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaf6e7ed6338a06e827e11981f783dee}{TZIC\+\_\+\+IER1\+\_\+\+SRAM2\+IE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90a265e00de6884fe137e2376b9e2f3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a4c16d26dbe7992ce3b53c90abce024}{TZIC\+\_\+\+IER1\+\_\+\+PKAIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6d541631c7bc51c7889e00be546732f}{TZIC\+\_\+\+IER1\+\_\+\+PKAIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc4fd002205ef07895f796d8ff4ecc90}{TZIC\+\_\+\+MISR1\+\_\+\+TZICMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75f5a3c6dccce5603791c87ce5b22b1}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ff5c7dfb297ea83653cc06d285f065b}{TZIC\+\_\+\+MISR1\+\_\+\+TZICMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92a69d08a5459809b45e4f9cead095df}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f1aa542bfd588a1422041bac5806c8}{TZIC\+\_\+\+MISR1\+\_\+\+TZSCMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7eeda0f6f32e0318f9efdba1bbc0c49}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd662987a466f2a398ae62ccdbea98e}{TZIC\+\_\+\+MISR1\+\_\+\+TZSCMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba0ce316fcee92829c99edc10644ae4b}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe1e9d7c2b352478f65ba0e62d36393}{TZIC\+\_\+\+MISR1\+\_\+\+AESMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7a169f40f3f8481e5eb57d5d4ac1590}{TZIC\+\_\+\+MISR1\+\_\+\+AESMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6a16709e9d5227812ca0af0e9df7f0d}{TZIC\+\_\+\+MISR1\+\_\+\+RNGMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a40b2c0a33fdb719a21d4cee9d8b117}{TZIC\+\_\+\+MISR1\+\_\+\+RNGMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5fdb6f2074f5c75d3a07128cd6da32}{TZIC\+\_\+\+MISR1\+\_\+\+SUBGHZSPIMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf84fb7b91db416079152ccd78db5bf3a}{TZIC\+\_\+\+MISR1\+\_\+\+SUBGHZSPIMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35b4b6343384d9f82af768e4379f2b20}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38c16da48ab3a423b0c822605a8c9669}{TZIC\+\_\+\+MISR1\+\_\+\+PWRMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d7a1256668745172a29c8c578e62a5f}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ea29a9e80506c1374f6ac229d4f60f}{TZIC\+\_\+\+MISR1\+\_\+\+PWRMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7818306de3eca6bc55818448ebd9b3}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47572959f04244c264c0ff7ecc45084f}{TZIC\+\_\+\+MISR1\+\_\+\+FLASHIFMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf996209bc0016be098d2f660ae317c}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29778b7df94f3a1c16937fb4f724fcab}{TZIC\+\_\+\+MISR1\+\_\+\+FLASHIFMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae4143c4237e7d5dcdd5c014e487d82}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb758c3112b0ff138b83409bb76acb92}{TZIC\+\_\+\+MISR1\+\_\+\+DMA1\+MF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2e3bb2e499dc0c273d6dae21d05934b}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b83045a5d3fd57d1e5032222811b91}{TZIC\+\_\+\+MISR1\+\_\+\+DMA1\+MF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785eb7a8bee367a20ae000b99ade294}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga158428109eac94b7828ba77abeb3f248}{TZIC\+\_\+\+MISR1\+\_\+\+DMA2\+MF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7c7fb74b01dbb056c7e1d8101ebe7a5}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013db8e70ba3c7816f7ad1fe225352a2}{TZIC\+\_\+\+MISR1\+\_\+\+DMA2\+MF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69bc42abb5dfc5e4ae039308be5fa82}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga273df88ed503e70e96b5b1b577868f31}{TZIC\+\_\+\+MISR1\+\_\+\+DMAMUXMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bad73c94dd9944c37e684b6a1b0a212}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664c921e840d6bbcf0bff5adff8347d3}{TZIC\+\_\+\+MISR1\+\_\+\+DMAMUXMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079f05e7e9335b5eabfcaeef034341a}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4a6d58b64feb64d9cf9a290cc8f940c}{TZIC\+\_\+\+MISR1\+\_\+\+FLASHMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c7f4fb0bf3ec0e9399b931403aa30c4}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6db0b832515a460ffcea2b4ab87ac41a}{TZIC\+\_\+\+MISR1\+\_\+\+FLASHMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbe71a4d054398c1c70d537712f3437}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6df1f09ce88f58d99adae36ec8f5fd}{TZIC\+\_\+\+MISR1\+\_\+\+SRAM1\+MF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac10d018ce042188216646852e3522c5f}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e12c800a38f8aaa331f9fc592c3c468}{TZIC\+\_\+\+MISR1\+\_\+\+SRAM1\+MF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f6c3c99363da2b48b6e71664d81d3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72968f4efb48af9d79b48b8d675cbb8b}{TZIC\+\_\+\+MISR1\+\_\+\+SRAM2\+MF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0774ed4c8c147367c781698d3324e483}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4826d39ab0cd6271c76838346f5955}{TZIC\+\_\+\+MISR1\+\_\+\+SRAM2\+MF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90a265e00de6884fe137e2376b9e2f3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a6cc875d9c16aba2052b38f9165ec58}{TZIC\+\_\+\+MISR1\+\_\+\+PKAMF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7939299361346152617b96d5484ac071}{TZIC\+\_\+\+MISR1\+\_\+\+PKAMF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8549e8a831fe5a6c509b375dbf106de}{TZIC\+\_\+\+ICR1\+\_\+\+TZICCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75f5a3c6dccce5603791c87ce5b22b1}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf58205c2f0816110b6939d33fe4c432}{TZIC\+\_\+\+ICR1\+\_\+\+TZICCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92a69d08a5459809b45e4f9cead095df}{GTZC\+\_\+\+CFGR1\+\_\+\+TZIC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga939919e2621dae45ec0b92ecd11d68f9}{TZIC\+\_\+\+ICR1\+\_\+\+TZSCCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7eeda0f6f32e0318f9efdba1bbc0c49}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26c3cbc38cb7e4ce891c2f037b598be2}{TZIC\+\_\+\+ICR1\+\_\+\+TZSCCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba0ce316fcee92829c99edc10644ae4b}{GTZC\+\_\+\+CFGR1\+\_\+\+TZSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7ca29540924f5e62e517f1b4f1ae1ed}{TZIC\+\_\+\+ICR1\+\_\+\+AESCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f6e4dd500518ccd1de9e47d69548231}{TZIC\+\_\+\+ICR1\+\_\+\+AESCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{GTZC\+\_\+\+CFGR1\+\_\+\+AES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad57221b0db43aa822abd8e735fe01cc9}{TZIC\+\_\+\+ICR1\+\_\+\+RNGCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a6e082546e3d151c30f390d090f741b}{TZIC\+\_\+\+ICR1\+\_\+\+RNGCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{GTZC\+\_\+\+CFGR1\+\_\+\+RNG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47831098bc6e9f82edec4532e3feaf66}{TZIC\+\_\+\+ICR1\+\_\+\+SUBGHZSPICF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68a21c3df4ac3d9886add865bc0e0532}{TZIC\+\_\+\+ICR1\+\_\+\+SUBGHZSPICF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35b4b6343384d9f82af768e4379f2b20}{GTZC\+\_\+\+CFGR1\+\_\+\+SUBGHZSPI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4546fd6d35ba0a61259f581ab57d93f6}{TZIC\+\_\+\+ICR1\+\_\+\+PWRCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d7a1256668745172a29c8c578e62a5f}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66669cbdda5ff0ad172a29257f21ad81}{TZIC\+\_\+\+ICR1\+\_\+\+PWRCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7818306de3eca6bc55818448ebd9b3}{GTZC\+\_\+\+CFGR1\+\_\+\+PWR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41ff6b46963ae6cb6f8b0db8f2b3a13e}{TZIC\+\_\+\+ICR1\+\_\+\+FLASHIFCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf996209bc0016be098d2f660ae317c}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2f7a22b7f5c6617f8f50058b91fed4b}{TZIC\+\_\+\+ICR1\+\_\+\+FLASHIFCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae4143c4237e7d5dcdd5c014e487d82}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASHIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2229caf076af6abe615c32b9056cb9f9}{TZIC\+\_\+\+ICR1\+\_\+\+DMA1\+CF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2e3bb2e499dc0c273d6dae21d05934b}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeeca32c107e8c82d53d4a3c13e1dab09}{TZIC\+\_\+\+ICR1\+\_\+\+DMA1\+CF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785eb7a8bee367a20ae000b99ade294}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42982a273dce3cc312f23880e4dff00}{TZIC\+\_\+\+ICR1\+\_\+\+DMA2\+CF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7c7fb74b01dbb056c7e1d8101ebe7a5}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25e6a27010e565644003212ed0da3db}{TZIC\+\_\+\+ICR1\+\_\+\+DMA2\+CF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69bc42abb5dfc5e4ae039308be5fa82}{GTZC\+\_\+\+CFGR1\+\_\+\+DMA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadaec7734547308cc6c090d53571d52f5}{TZIC\+\_\+\+ICR1\+\_\+\+DMAMUXCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bad73c94dd9944c37e684b6a1b0a212}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d74fb37f704aa4510570f03a35e854c}{TZIC\+\_\+\+ICR1\+\_\+\+DMAMUXCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079f05e7e9335b5eabfcaeef034341a}{GTZC\+\_\+\+CFGR1\+\_\+\+DMAMUX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab172d69b80ab0ad4d8b521c6bec65b4f}{TZIC\+\_\+\+ICR1\+\_\+\+FLASHCF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c7f4fb0bf3ec0e9399b931403aa30c4}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2516e03b0632a92554cf3ba28b400eec}{TZIC\+\_\+\+ICR1\+\_\+\+FLASHCF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbe71a4d054398c1c70d537712f3437}{GTZC\+\_\+\+CFGR1\+\_\+\+FLASH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99d1b735ee62cb785dce261be40ca0d1}{TZIC\+\_\+\+ICR1\+\_\+\+SRAM1\+CF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac10d018ce042188216646852e3522c5f}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eb06e9b6f1f82954660467bf73887f1}{TZIC\+\_\+\+ICR1\+\_\+\+SRAM1\+CF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f6c3c99363da2b48b6e71664d81d3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga742a9df8ca6a8c9805d3ff2c1055d28b}{TZIC\+\_\+\+ICR1\+\_\+\+SRAM2\+CF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0774ed4c8c147367c781698d3324e483}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92dd0cbcdc7804d68d3d2c8b5a7a5fe}{TZIC\+\_\+\+ICR1\+\_\+\+SRAM2\+CF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90a265e00de6884fe137e2376b9e2f3}{GTZC\+\_\+\+CFGR1\+\_\+\+SRAM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga591ae1e68b16fae0a058a5a932af2ae6}{TZIC\+\_\+\+ICR1\+\_\+\+PKACF\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0884d867a602597c41fb68052d03ef3}{TZIC\+\_\+\+ICR1\+\_\+\+PKACF\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{GTZC\+\_\+\+CFGR1\+\_\+\+PKA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf1b922e6400999bfabcde78d1c6f59b}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf1b922e6400999bfabcde78d1c6f59b}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga082e7e91fffee86db39676396d01a8e0}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2045375967b3774ee2a00f3f3de10ad}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2045375967b3774ee2a00f3f3de10ad}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51d8b1dd2c46942d377c579a38dce711}{FLASH\+\_\+\+ACR\+\_\+\+ICEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga168563c4043c04251fc1524f6780a18e}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga168563c4043c04251fc1524f6780a18e}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a9a5cc3aa05dc62264addab1008c896}{FLASH\+\_\+\+ACR\+\_\+\+DCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a8676f7e028638743d0097921be11e5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a8676f7e028638743d0097921be11e5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga923ff88475799eea9285f77f5383ced5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab97b6c3668fe60543b9d5a4f14e18f06}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab97b6c3668fe60543b9d5a4f14e18f06}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac53d7c85551a9829014d6027d67ce6c7}{FLASH\+\_\+\+ACR\+\_\+\+DCRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23ae731b0c9128fb7795d0c197882da}{FLASH\+\_\+\+ACR\+\_\+\+PES\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee932b007fc8abf958cde144b9341f12}{FLASH\+\_\+\+ACR\+\_\+\+PES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23ae731b0c9128fb7795d0c197882da}{FLASH\+\_\+\+ACR\+\_\+\+PES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8afd718190da19666b607ba06c116556}{FLASH\+\_\+\+ACR\+\_\+\+PES}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee932b007fc8abf958cde144b9341f12}{FLASH\+\_\+\+ACR\+\_\+\+PES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bd3cded8b30577fcbb09119d5bd3ba5}{FLASH\+\_\+\+ACR\+\_\+\+EMPTY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50a9fdc0c90075b0322067e5430bdde0}{FLASH\+\_\+\+ACR\+\_\+\+EMPTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bd3cded8b30577fcbb09119d5bd3ba5}{FLASH\+\_\+\+ACR\+\_\+\+EMPTY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ef510aed5b3fa267d41e8a07540bb7c}{FLASH\+\_\+\+ACR\+\_\+\+EMPTY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50a9fdc0c90075b0322067e5430bdde0}{FLASH\+\_\+\+ACR\+\_\+\+EMPTY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0e54c32f6838da8d0a3dccce76d6285}{FLASH\+\_\+\+ACR2\+\_\+\+PRIVMODE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c9cbad45c21cec04e189eacaff4e0d}{FLASH\+\_\+\+ACR2\+\_\+\+PRIVMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0e54c32f6838da8d0a3dccce76d6285}{FLASH\+\_\+\+ACR2\+\_\+\+PRIVMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6933327cc2d59e1e5e601e2ddaedb9bf}{FLASH\+\_\+\+ACR2\+\_\+\+PRIVMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c9cbad45c21cec04e189eacaff4e0d}{FLASH\+\_\+\+ACR2\+\_\+\+PRIVMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c98d0bbd4ecb2fc70825f52940517c3}{FLASH\+\_\+\+ACR2\+\_\+\+HDPADIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad6af6cee713670fbde69a048a4adc3d}{FLASH\+\_\+\+ACR2\+\_\+\+HDPADIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c98d0bbd4ecb2fc70825f52940517c3}{FLASH\+\_\+\+ACR2\+\_\+\+HDPADIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3672bb973bd5d6a17f34fa6552a26cea}{FLASH\+\_\+\+ACR2\+\_\+\+HDPADIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad6af6cee713670fbde69a048a4adc3d}{FLASH\+\_\+\+ACR2\+\_\+\+HDPADIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98085e9cdd57946b91e8779b2aa70324}{FLASH\+\_\+\+ACR2\+\_\+\+C2\+SWDBGEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44104eabc0033fd10a317037a5b14a30}{FLASH\+\_\+\+ACR2\+\_\+\+C2\+SWDBGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98085e9cdd57946b91e8779b2aa70324}{FLASH\+\_\+\+ACR2\+\_\+\+C2\+SWDBGEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae82c0ed6ecd3c310cf225614bc62b42d}{FLASH\+\_\+\+ACR2\+\_\+\+C2\+SWDBGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44104eabc0033fd10a317037a5b14a30}{FLASH\+\_\+\+ACR2\+\_\+\+C2\+SWDBGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2013e875c4c210b820e502feea6c9fb1}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2013e875c4c210b820e502feea6c9fb1}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga572ae889294e816eb130362cdb6193b2}{FLASH\+\_\+\+SR\+\_\+\+OPERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68991e09c74ca049836a7a082941b46d}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68991e09c74ca049836a7a082941b46d}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94268613a9ded4f23d2f2ddfdcd64e52}{FLASH\+\_\+\+SR\+\_\+\+PROGERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace591108151f52fd0f18273c00403b80}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace591108151f52fd0f18273c00403b80}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf6f52f59b01530928d747cf32bd4d01}{FLASH\+\_\+\+SR\+\_\+\+WRPERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98c2458e114e7f419f3222673878ce0}{FLASH\+\_\+\+SR\+\_\+\+PGAERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc7a92c0d6e0133bf9225a7c57464ff5}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc7a92c0d6e0133bf9225a7c57464ff5}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d3e511fc0a438812ae9bb44e93e387}{FLASH\+\_\+\+SR\+\_\+\+SIZERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa714dc154587b83701170e6795646f36}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa714dc154587b83701170e6795646f36}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d76ad3629a288bee0136b8b34f274f4}{FLASH\+\_\+\+SR\+\_\+\+PGSERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4db50373d858ad6e39867358ad433133}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4db50373d858ad6e39867358ad433133}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb8f37b970a127db71bb4409ff276629}{FLASH\+\_\+\+SR\+\_\+\+MISERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169b636b4513c45bc86f1b5b6062cdf2}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169b636b4513c45bc86f1b5b6062cdf2}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84c0ca5e45806c2b63b22b9d94f589b3}{FLASH\+\_\+\+SR\+\_\+\+FASTERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cbffad6cd3faabee229c4d8389e1604}{FLASH\+\_\+\+SR\+\_\+\+OPTNV\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bbd9dbc7cdb40d2c0162fe8c98bcdd0}{FLASH\+\_\+\+SR\+\_\+\+OPTNV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cbffad6cd3faabee229c4d8389e1604}{FLASH\+\_\+\+SR\+\_\+\+OPTNV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38283ae8e7ef1ad5c3bcf5678ea62b1}{FLASH\+\_\+\+SR\+\_\+\+OPTNV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bbd9dbc7cdb40d2c0162fe8c98bcdd0}{FLASH\+\_\+\+SR\+\_\+\+OPTNV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaee278396daaec501ff5a98bb68bd01}{FLASH\+\_\+\+SR\+\_\+\+RDERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6021a832133d2e3a66409e463eeed484}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6021a832133d2e3a66409e463eeed484}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c4f055b363ae642d291d73a68eb787d}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fff488dcd0ba14694a05d8c061441e0}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fff488dcd0ba14694a05d8c061441e0}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7df59c2bd3f5d68decf1fbb88d2a65d}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga959c32ff4116216757e93ea2760466ad}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7df59c2bd3f5d68decf1fbb88d2a65d}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0affdd373e88f8af29b7a004c0224d1}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga959c32ff4116216757e93ea2760466ad}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2abb2585531b9945a7e37dcaffaecf}{FLASH\+\_\+\+SR\+\_\+\+PESD\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga628411ebe0394829d2dbd2ce96c708ed}{FLASH\+\_\+\+SR\+\_\+\+PESD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2abb2585531b9945a7e37dcaffaecf}{FLASH\+\_\+\+SR\+\_\+\+PESD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa40ac2d227412ce94e70af84422bed46}{FLASH\+\_\+\+SR\+\_\+\+PESD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga628411ebe0394829d2dbd2ce96c708ed}{FLASH\+\_\+\+SR\+\_\+\+PESD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae43572c697cddd88e48b945828c526}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae43572c697cddd88e48b945828c526}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad845355ade49d56cf70ad0ff09595a23}{FLASH\+\_\+\+CR\+\_\+\+PER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7104fdc5d81ed68d2f4d80b2217a12}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7104fdc5d81ed68d2f4d80b2217a12}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ffeae3a2b74fe82a637d22b904c193}{FLASH\+\_\+\+CR\+\_\+\+PNB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7925df36a4d15838d8cb457f671e7532}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7925df36a4d15838d8cb457f671e7532}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfcf0f47c9aadf67131a0b7bffbff64a}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfcf0f47c9aadf67131a0b7bffbff64a}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18a9eedbfec08065066d34e0124fb20}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefa6dc4fdedf7e85eb99e8d32ecd0104}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefa6dc4fdedf7e85eb99e8d32ecd0104}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga612c895365dc78ab2b7d17584f435e9d}{FLASH\+\_\+\+CR\+\_\+\+FSTPG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e162a7fa45cb85ba0df0942a2519478}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e162a7fa45cb85ba0df0942a2519478}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab075c4eeff509cfe0f34040c29edfb05}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab075c4eeff509cfe0f34040c29edfb05}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4f2684cfc9c4407e626767bf0434aa}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd3a080e6c25fb66b1521928a00c855}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4f2684cfc9c4407e626767bf0434aa}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3f54ae022dd6410180073c659c7807d}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd3a080e6c25fb66b1521928a00c855}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8231d4e01a380967de158db5eccbcb2c}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8231d4e01a380967de158db5eccbcb2c}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae39d20c1cf47080881d5c054146e8863}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga286cfb7f2be2593c768e7dfd50b0c965}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga286cfb7f2be2593c768e7dfd50b0c965}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d6b8d395266a214a18813f7d30ce56}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74509adc6db3db66803966b25423cae}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74509adc6db3db66803966b25423cae}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga406f0ce6e1caa80033a43c659338d69f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga406f0ce6e1caa80033a43c659338d69f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f22f7b7af3b8723095a60666ba536e1}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae97ce8ba189c1731611f7fe6ded4c422}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae97ce8ba189c1731611f7fe6ded4c422}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2d811d62f6d66af5d70f2005581e212}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f5d8ded8f1cfb89a4c023e516479b0}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb50b1423709eb924843459dc52e074}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f5d8ded8f1cfb89a4c023e516479b0}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc3ca02254723dd6add8656926983adc}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb50b1423709eb924843459dc52e074}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga755b4dfbfeea7a6da62420deb62b7fbe}{FLASH\+\_\+\+ECCR\+\_\+\+CPUID\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd3d1280b01917be3e192594cae9e8e}{FLASH\+\_\+\+ECCR\+\_\+\+CPUID\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga755b4dfbfeea7a6da62420deb62b7fbe}{FLASH\+\_\+\+ECCR\+\_\+\+CPUID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42b2c0b7f48690a0d42d1f6038eaad20}{FLASH\+\_\+\+ECCR\+\_\+\+CPUID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd3d1280b01917be3e192594cae9e8e}{FLASH\+\_\+\+ECCR\+\_\+\+CPUID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada8c599defb92b97d3b22ad4d92d7dde}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada8c599defb92b97d3b22ad4d92d7dde}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40cab0c6a65c9922df7b4f62d844dfd8}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8aef3ce67e593729a6d587d8ac71bacd}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8aef3ce67e593729a6d587d8ac71bacd}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75cd3feaaefc97caa91a79019ee68aaf}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a8c118a435dad9d517da9f3f2f43b6}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a8c118a435dad9d517da9f3f2f43b6}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83c63f5377cbfd3947a49a86a4590534}{FLASH\+\_\+\+OPTR\+\_\+\+RDP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37a8802b6e6c023338b55e4321294e34}{FLASH\+\_\+\+OPTR\+\_\+\+ESE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3d19fef404956cf9d18233e0bf8940c}{FLASH\+\_\+\+OPTR\+\_\+\+ESE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37a8802b6e6c023338b55e4321294e34}{FLASH\+\_\+\+OPTR\+\_\+\+ESE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga766b80fd247e587bfbce35ca86133bbf}{FLASH\+\_\+\+OPTR\+\_\+\+ESE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3d19fef404956cf9d18233e0bf8940c}{FLASH\+\_\+\+OPTR\+\_\+\+ESE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdd84a314467e93f9127d8011ff7109}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1bf0815f5a0ac875792a80d00d6b728}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdd84a314467e93f9127d8011ff7109}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a47af57fca3d6e4ec02ce1501c51860}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1bf0815f5a0ac875792a80d00d6b728}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d4565fab0d7bc0d0d716f5cca2c74e5}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdd84a314467e93f9127d8011ff7109}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga363dcbb44b36b39793ffca4b853c7ab4}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdd84a314467e93f9127d8011ff7109}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf7343e5c2156b55af67e2f289583b5}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdd84a314467e93f9127d8011ff7109}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89ee79551163b624fef36ade9d54a3ca}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89ee79551163b624fef36ade9d54a3ca}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fe1d7d6e7eff66678a365e41d8bfa0a}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb42e1f235b48117e0097d794a810fa9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb42e1f235b48117e0097d794a810fa9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcdd563c7e71e0783c4ebd4a1d55187f}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21c165b3fa0ada3c7d48fc73ac48b74d}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21c165b3fa0ada3c7d48fc73ac48b74d}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75d9c8c7eb8902f8b4c021da0b7ccccb}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a82d7e1eaeb73157f1ee5803a866d1}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a82d7e1eaeb73157f1ee5803a866d1}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c393c989958d4839a5085f93e9611dd}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85b7a5ee28f5eafe67b1df6869567be}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85b7a5ee28f5eafe67b1df6869567be}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b7e18ae68b0e19a4ebb84c208e5ef18}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f692bec37d8d549bd393d54eadf24b9}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f692bec37d8d549bd393d54eadf24b9}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05f51efadbac7ced5adc340325575386}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b10b1ae37f247aa3c49249c7752a45}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b10b1ae37f247aa3c49249c7752a45}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6293710a5145793a40d4ad7cd6071141}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga919fa31243267560270308e233a73ca5}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga919fa31243267560270308e233a73ca5}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf943c30e99bf56e7949aecd3c9771d2}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2e1fbe88ddef81839a4951e705d8955}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3afd40f028cc88b5bcd0a5e392882f}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2e1fbe88ddef81839a4951e705d8955}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3afd40f028cc88b5bcd0a5e392882f}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e07193b64b81f42bcab37755d42ad0d}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+RST\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f0f35d6f22e43d32649e9abbbb7f513}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e07193b64b81f42bcab37755d42ad0d}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8271638892831031597535ac6cc66b9}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f0f35d6f22e43d32649e9abbbb7f513}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a7c1a53ad1a092d6cfc6033903274d}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa34319f81d3b826640c71194ee3a8443}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a7c1a53ad1a092d6cfc6033903274d}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629db36db96d94a33f3062e1d89391f8}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa34319f81d3b826640c71194ee3a8443}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c13291f5cf1e36535f1a8cf9b766d87}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf72274975956b76344041eec180b81a7}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c13291f5cf1e36535f1a8cf9b766d87}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa82520452ad7060939806e9f962891d8}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf72274975956b76344041eec180b81a7}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119e7850f4885d4b995b56eac7d3720c}{FLASH\+\_\+\+OPTR\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf12cfb5f45f3663e111321a5eaee0aa0}{FLASH\+\_\+\+OPTR\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119e7850f4885d4b995b56eac7d3720c}{FLASH\+\_\+\+OPTR\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26be47aeaf235b145214a0a6e135eec3}{FLASH\+\_\+\+OPTR\+\_\+\+BOOT\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf12cfb5f45f3663e111321a5eaee0aa0}{FLASH\+\_\+\+OPTR\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga467d38627b256de96ab006ba2dbcee5b}{FLASH\+\_\+\+OPTR\+\_\+\+C2\+BOOT\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70acedf8a2fe6091ad1df4c3b3815976}{FLASH\+\_\+\+OPTR\+\_\+\+C2\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga467d38627b256de96ab006ba2dbcee5b}{FLASH\+\_\+\+OPTR\+\_\+\+C2\+BOOT\+\_\+\+LOCK\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0454dab96a9062a66c7a054a8f493376}{FLASH\+\_\+\+OPTR\+\_\+\+C2\+BOOT\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70acedf8a2fe6091ad1df4c3b3815976}{FLASH\+\_\+\+OPTR\+\_\+\+C2\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc3e097bad891747fff4073d79b165c3}{FLASH\+\_\+\+PCROP1\+ASR\+\_\+\+PCROP1\+A\+\_\+\+STRT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga400d5e3996f96311ac9d8f792d3086d6}{FLASH\+\_\+\+PCROP1\+ASR\+\_\+\+PCROP1\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc3e097bad891747fff4073d79b165c3}{FLASH\+\_\+\+PCROP1\+ASR\+\_\+\+PCROP1\+A\+\_\+\+STRT\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga724adb6865e8bbed0ef8b1b70d0442a4}{FLASH\+\_\+\+PCROP1\+ASR\+\_\+\+PCROP1\+A\+\_\+\+STRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga400d5e3996f96311ac9d8f792d3086d6}{FLASH\+\_\+\+PCROP1\+ASR\+\_\+\+PCROP1\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf955609c26b3de30142b108358a7129f}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP1\+A\+\_\+\+END\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga772ff05b490490a81dd40080e967785c}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP1\+A\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf955609c26b3de30142b108358a7129f}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP1\+A\+\_\+\+END\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00324329099b045e4f1b7b98a65a9417}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP1\+A\+\_\+\+END}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga772ff05b490490a81dd40080e967785c}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP1\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a95693fafac6c6ea30110a44030d051}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8c88972b29c06ef9ab1797c5137287}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a95693fafac6c6ea30110a44030d051}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4b75cb8ce558e14f5a5624639258f04}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP\+\_\+\+RDP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8c88972b29c06ef9ab1797c5137287}{FLASH\+\_\+\+PCROP1\+AER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf53fdf833646877da9d332249ed49da4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf53fdf833646877da9d332249ed49da4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a291b58da1227fe829bece94e7fde5c}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadef6e7d7459fa195b76937f43c455cca}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadef6e7d7459fa195b76937f43c455cca}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db176c75c7b7e274c9a50082fd87c42}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1067c3f08c22639e884e3bf634f29ec9}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1067c3f08c22639e884e3bf634f29ec9}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa12398bf262d8bdb94c0d9e024f749c0}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dc8de976331655347b49159f9c46ec7}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dc8de976331655347b49159f9c46ec7}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e134571f5ceef7888d88a7ee950df9e}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d8708df34b0c6b170ed49c370470f2d}{FLASH\+\_\+\+PCROP1\+BSR\+\_\+\+PCROP1\+B\+\_\+\+STRT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ab3546ffc6328423cd41d9cd35b6485}{FLASH\+\_\+\+PCROP1\+BSR\+\_\+\+PCROP1\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d8708df34b0c6b170ed49c370470f2d}{FLASH\+\_\+\+PCROP1\+BSR\+\_\+\+PCROP1\+B\+\_\+\+STRT\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1c0db4eb7fba80bcf04115fc81495f}{FLASH\+\_\+\+PCROP1\+BSR\+\_\+\+PCROP1\+B\+\_\+\+STRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ab3546ffc6328423cd41d9cd35b6485}{FLASH\+\_\+\+PCROP1\+BSR\+\_\+\+PCROP1\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac460832ecef872658dcfc3b964663c62}{FLASH\+\_\+\+PCROP1\+BER\+\_\+\+PCROP1\+B\+\_\+\+END\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef1f5a6a35a5c55e4e3bc4b3cd9f5580}{FLASH\+\_\+\+PCROP1\+BER\+\_\+\+PCROP1\+B\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac460832ecef872658dcfc3b964663c62}{FLASH\+\_\+\+PCROP1\+BER\+\_\+\+PCROP1\+B\+\_\+\+END\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga966f84fdfb228bd797419664a89fd9fd}{FLASH\+\_\+\+PCROP1\+BER\+\_\+\+PCROP1\+B\+\_\+\+END}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef1f5a6a35a5c55e4e3bc4b3cd9f5580}{FLASH\+\_\+\+PCROP1\+BER\+\_\+\+PCROP1\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39294cfd5baae28f9f852d1b1ca62330}{FLASH\+\_\+\+IPCCBR\+\_\+\+IPCCDBA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19941abe3d017263c512916a6edd823c}{FLASH\+\_\+\+IPCCBR\+\_\+\+IPCCDBA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39294cfd5baae28f9f852d1b1ca62330}{FLASH\+\_\+\+IPCCBR\+\_\+\+IPCCDBA\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c27d029b2f94bad13775ac253c65af2}{FLASH\+\_\+\+IPCCBR\+\_\+\+IPCCDBA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19941abe3d017263c512916a6edd823c}{FLASH\+\_\+\+IPCCBR\+\_\+\+IPCCDBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375f15c7fa3f15c3369e3d777069457f}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdea3e40670f7158cd12bb7a9b73582c}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375f15c7fa3f15c3369e3d777069457f}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga938137d359b94952c40b09373d1ac470}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PRFTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdea3e40670f7158cd12bb7a9b73582c}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393306f200f2b5ccf4fcaec4a6578bd2}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bf6478161c7689616062504fead719}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393306f200f2b5ccf4fcaec4a6578bd2}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeadfcc32aa6f25e869d5c4350f85d094}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bf6478161c7689616062504fead719}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940fc6678dd2b50d0534317189a25cf5}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICRST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51dddf6259297f7b5a86db8c2d07abe8}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940fc6678dd2b50d0534317189a25cf5}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9956c9500943f8865130cae61ea3dde}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51dddf6259297f7b5a86db8c2d07abe8}{FLASH\+\_\+\+C2\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbad1c81b4b92d9798f808f1b07cea2e}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PES\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1218bb544e8483a3d70ed3fe41b7b7c0}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbad1c81b4b92d9798f808f1b07cea2e}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eb42863f567e98d4451d0f9a50c417f}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PES}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1218bb544e8483a3d70ed3fe41b7b7c0}{FLASH\+\_\+\+C2\+ACR\+\_\+\+PES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9215aac480f1e296a5972821793d3ae2}{FLASH\+\_\+\+C2\+SR\+\_\+\+EOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647ade226448240afe2b5b445c7338df}{FLASH\+\_\+\+C2\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9215aac480f1e296a5972821793d3ae2}{FLASH\+\_\+\+C2\+SR\+\_\+\+EOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf3417e7c93e7cd6359a96d95507ceda}{FLASH\+\_\+\+C2\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647ade226448240afe2b5b445c7338df}{FLASH\+\_\+\+C2\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga230f2a2ab97b11e6029707359b12f07d}{FLASH\+\_\+\+C2\+SR\+\_\+\+OPERR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga416424da669c25cfe6f70667ac943026}{FLASH\+\_\+\+C2\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga230f2a2ab97b11e6029707359b12f07d}{FLASH\+\_\+\+C2\+SR\+\_\+\+OPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0fba050ea869f53559b6563ccf71d4}{FLASH\+\_\+\+C2\+SR\+\_\+\+OPERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga416424da669c25cfe6f70667ac943026}{FLASH\+\_\+\+C2\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab259b84dddf6ac5be0de95417092adf6}{FLASH\+\_\+\+C2\+SR\+\_\+\+PROGERR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada0dcb8e06fab6da6f1644160026002e}{FLASH\+\_\+\+C2\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab259b84dddf6ac5be0de95417092adf6}{FLASH\+\_\+\+C2\+SR\+\_\+\+PROGERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c46dd81ee27d0b19f8f93c1e943576}{FLASH\+\_\+\+C2\+SR\+\_\+\+PROGERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada0dcb8e06fab6da6f1644160026002e}{FLASH\+\_\+\+C2\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1941178dd82b3c74b5c6b7b9b3942218}{FLASH\+\_\+\+C2\+SR\+\_\+\+WRPERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72df893202fb1885c317d0ba14a02748}{FLASH\+\_\+\+C2\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1941178dd82b3c74b5c6b7b9b3942218}{FLASH\+\_\+\+C2\+SR\+\_\+\+WRPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f85a50310aa3b35db2e1441c2bcdf11}{FLASH\+\_\+\+C2\+SR\+\_\+\+WRPERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72df893202fb1885c317d0ba14a02748}{FLASH\+\_\+\+C2\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27d547607df92554eedced6b6df553b}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGAERR\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4785fb93a0db4959ff27b6a778361a91}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27d547607df92554eedced6b6df553b}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGAERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga368ff07af5a71f8e4e971b55a73a6cc7}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGAERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4785fb93a0db4959ff27b6a778361a91}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfe32f851db5b0343f985a59c0aef08c}{FLASH\+\_\+\+C2\+SR\+\_\+\+SIZERR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26455fe69aece77eca7f51132016694a}{FLASH\+\_\+\+C2\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfe32f851db5b0343f985a59c0aef08c}{FLASH\+\_\+\+C2\+SR\+\_\+\+SIZERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3486232886aa25bfdc3ffcc61d56ae1}{FLASH\+\_\+\+C2\+SR\+\_\+\+SIZERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26455fe69aece77eca7f51132016694a}{FLASH\+\_\+\+C2\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60519e434b89ed67a09106395dafa8e0}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGSERR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496f6219fa000f7abd4917d4c61bc322}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60519e434b89ed67a09106395dafa8e0}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6021ff7a9a1c67aa5e36e0473a3f2341}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGSERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496f6219fa000f7abd4917d4c61bc322}{FLASH\+\_\+\+C2\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf9555b00c5ffcc53672ed7d726fb5c2}{FLASH\+\_\+\+C2\+SR\+\_\+\+MISERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d9586000844c66dda7b01875d174b0}{FLASH\+\_\+\+C2\+SR\+\_\+\+MISERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf9555b00c5ffcc53672ed7d726fb5c2}{FLASH\+\_\+\+C2\+SR\+\_\+\+MISERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48c55b2e7048609e60799d8f0a5fb536}{FLASH\+\_\+\+C2\+SR\+\_\+\+MISERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d9586000844c66dda7b01875d174b0}{FLASH\+\_\+\+C2\+SR\+\_\+\+MISERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a5c2ed1faf4a06fc2b46089da281c8}{FLASH\+\_\+\+C2\+SR\+\_\+\+FASTERR\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac8994a1b1f861f7ea45e7dc2dea6a56}{FLASH\+\_\+\+C2\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a5c2ed1faf4a06fc2b46089da281c8}{FLASH\+\_\+\+C2\+SR\+\_\+\+FASTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4a28c611e9526798fd32833cfc2535f}{FLASH\+\_\+\+C2\+SR\+\_\+\+FASTERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac8994a1b1f861f7ea45e7dc2dea6a56}{FLASH\+\_\+\+C2\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1981af96ed4eb021ee96bdbe8e2a7e}{FLASH\+\_\+\+C2\+SR\+\_\+\+RDERR\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa1ce5357e637807f58afdf173ea65}{FLASH\+\_\+\+C2\+SR\+\_\+\+RDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1981af96ed4eb021ee96bdbe8e2a7e}{FLASH\+\_\+\+C2\+SR\+\_\+\+RDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa493906ac9743e0f3e50e463f99f5cdb}{FLASH\+\_\+\+C2\+SR\+\_\+\+RDERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa1ce5357e637807f58afdf173ea65}{FLASH\+\_\+\+C2\+SR\+\_\+\+RDERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5f1a45e995d545945b0b47d6dd9854}{FLASH\+\_\+\+C2\+SR\+\_\+\+BSY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4d91f83bf161b2d878f9241aad87851}{FLASH\+\_\+\+C2\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5f1a45e995d545945b0b47d6dd9854}{FLASH\+\_\+\+C2\+SR\+\_\+\+BSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40885087db71693f9407ebece5731e6d}{FLASH\+\_\+\+C2\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4d91f83bf161b2d878f9241aad87851}{FLASH\+\_\+\+C2\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab48139cb8ae50f94d9fbd29ac4041545}{FLASH\+\_\+\+C2\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f4217214ad11e8dce3aa8d70d2544a1}{FLASH\+\_\+\+C2\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab48139cb8ae50f94d9fbd29ac4041545}{FLASH\+\_\+\+C2\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga729beef1e726f34af6b2fe41f2f3365e}{FLASH\+\_\+\+C2\+SR\+\_\+\+CFGBSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f4217214ad11e8dce3aa8d70d2544a1}{FLASH\+\_\+\+C2\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4404470d3c59ce5d7e3308d64ab533b5}{FLASH\+\_\+\+C2\+SR\+\_\+\+PESD\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f72e1d6be46d8905d0752fb4916509}{FLASH\+\_\+\+C2\+SR\+\_\+\+PESD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4404470d3c59ce5d7e3308d64ab533b5}{FLASH\+\_\+\+C2\+SR\+\_\+\+PESD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4725869f213f97fbaf72ff15acad9894}{FLASH\+\_\+\+C2\+SR\+\_\+\+PESD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f72e1d6be46d8905d0752fb4916509}{FLASH\+\_\+\+C2\+SR\+\_\+\+PESD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4400aadf7cbea4419babf81e0b1843}{FLASH\+\_\+\+C2\+CR\+\_\+\+PG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe0fa17c7c681bcf394916d4977d25dd}{FLASH\+\_\+\+C2\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4400aadf7cbea4419babf81e0b1843}{FLASH\+\_\+\+C2\+CR\+\_\+\+PG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga948734be579e9c00a63c46ffa4ea0fab}{FLASH\+\_\+\+C2\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe0fa17c7c681bcf394916d4977d25dd}{FLASH\+\_\+\+C2\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56dd36f79a636bf6795f9799f1519e10}{FLASH\+\_\+\+C2\+CR\+\_\+\+PER\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab626ec6ae94327dd802f693d3d3d6547}{FLASH\+\_\+\+C2\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56dd36f79a636bf6795f9799f1519e10}{FLASH\+\_\+\+C2\+CR\+\_\+\+PER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7592cfffb67ba1f5bf08483c2767afb}{FLASH\+\_\+\+C2\+CR\+\_\+\+PER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab626ec6ae94327dd802f693d3d3d6547}{FLASH\+\_\+\+C2\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca7205ed8bc3269768eb13569c69e62}{FLASH\+\_\+\+C2\+CR\+\_\+\+MER\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81fc30e426cb785dda74752b64c8bf78}{FLASH\+\_\+\+C2\+CR\+\_\+\+MER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca7205ed8bc3269768eb13569c69e62}{FLASH\+\_\+\+C2\+CR\+\_\+\+MER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7d64b133fa4916f8da2d6ce09372990}{FLASH\+\_\+\+C2\+CR\+\_\+\+MER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81fc30e426cb785dda74752b64c8bf78}{FLASH\+\_\+\+C2\+CR\+\_\+\+MER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae444f17cac2a96ea3b15508a73d27342}{FLASH\+\_\+\+C2\+CR\+\_\+\+PNB\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a5826e05d30c75cc33f75d04be254ba}{FLASH\+\_\+\+C2\+CR\+\_\+\+PNB\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae444f17cac2a96ea3b15508a73d27342}{FLASH\+\_\+\+C2\+CR\+\_\+\+PNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826421c3f3593735cab157ca4fe75f08}{FLASH\+\_\+\+C2\+CR\+\_\+\+PNB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a5826e05d30c75cc33f75d04be254ba}{FLASH\+\_\+\+C2\+CR\+\_\+\+PNB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9265605c13ef52aedf62d7bd2301e3bd}{FLASH\+\_\+\+C2\+CR\+\_\+\+STRT\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3086fc6fb13769b95fa463cc47ccc291}{FLASH\+\_\+\+C2\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9265605c13ef52aedf62d7bd2301e3bd}{FLASH\+\_\+\+C2\+CR\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59de1571bf917ad7e6c799d825f05d84}{FLASH\+\_\+\+C2\+CR\+\_\+\+STRT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3086fc6fb13769b95fa463cc47ccc291}{FLASH\+\_\+\+C2\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4271b668c76d9e1d084b751650294e06}{FLASH\+\_\+\+C2\+CR\+\_\+\+FSTPG\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc26b132fd42e6c39b1ef421b7ef85df}{FLASH\+\_\+\+C2\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4271b668c76d9e1d084b751650294e06}{FLASH\+\_\+\+C2\+CR\+\_\+\+FSTPG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95a1670ef20ae751e4187b8edab6034d}{FLASH\+\_\+\+C2\+CR\+\_\+\+FSTPG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc26b132fd42e6c39b1ef421b7ef85df}{FLASH\+\_\+\+C2\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d85497439e5fba33c423b5ba566f76}{FLASH\+\_\+\+C2\+CR\+\_\+\+EOPIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100fd14863d6693e3ece68b4d9d7c5c7}{FLASH\+\_\+\+C2\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d85497439e5fba33c423b5ba566f76}{FLASH\+\_\+\+C2\+CR\+\_\+\+EOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de7f4979cb4ea0037d5ad660ba09623}{FLASH\+\_\+\+C2\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100fd14863d6693e3ece68b4d9d7c5c7}{FLASH\+\_\+\+C2\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f2eb975be5799b3eb2b3a37b705950}{FLASH\+\_\+\+C2\+CR\+\_\+\+ERRIE\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4482ed99374d8c84ba5bee6bfba96d8f}{FLASH\+\_\+\+C2\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f2eb975be5799b3eb2b3a37b705950}{FLASH\+\_\+\+C2\+CR\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c5fc875c77317e56052a1707b3cb46}{FLASH\+\_\+\+C2\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4482ed99374d8c84ba5bee6bfba96d8f}{FLASH\+\_\+\+C2\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e2ad815afe036aa10699583393b47b4}{FLASH\+\_\+\+C2\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a29f860c6ec084b1b5d0cbd14bb48a3}{FLASH\+\_\+\+C2\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e2ad815afe036aa10699583393b47b4}{FLASH\+\_\+\+C2\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga983217bc30940623bef2380b1b00c9ab}{FLASH\+\_\+\+C2\+CR\+\_\+\+RDERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a29f860c6ec084b1b5d0cbd14bb48a3}{FLASH\+\_\+\+C2\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03a30a94ce9fdf1067b6c9a3079161f7}{FLASH\+\_\+\+SFR\+\_\+\+SFSA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39b07d108092aeaffd8e462672705622}{FLASH\+\_\+\+SFR\+\_\+\+SFSA\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03a30a94ce9fdf1067b6c9a3079161f7}{FLASH\+\_\+\+SFR\+\_\+\+SFSA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga479ebaa776ac58101c4a928410e374c6}{FLASH\+\_\+\+SFR\+\_\+\+SFSA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39b07d108092aeaffd8e462672705622}{FLASH\+\_\+\+SFR\+\_\+\+SFSA\+\_\+\+Msk}}                 /\texorpdfstring{$\ast$}{*} Secure flash start address                            \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe1a83e7b51888829ca18ca6da3add37}{FLASH\+\_\+\+SFR\+\_\+\+FSD\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31fd2268fa9c7312f5cc7089bd24e57f}{FLASH\+\_\+\+SFR\+\_\+\+FSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe1a83e7b51888829ca18ca6da3add37}{FLASH\+\_\+\+SFR\+\_\+\+FSD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38418ed70e5f950bcafb2a84f5ef1aef}{FLASH\+\_\+\+SFR\+\_\+\+FSD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31fd2268fa9c7312f5cc7089bd24e57f}{FLASH\+\_\+\+SFR\+\_\+\+FSD\+\_\+\+Msk}}                  /\texorpdfstring{$\ast$}{*} Flash mode secure                                     \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga959eb5386f5d7f2ac33450fceb09757c}{FLASH\+\_\+\+SFR\+\_\+\+DDS\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7d1abd076c5345ae79dc6026522e25}{FLASH\+\_\+\+SFR\+\_\+\+DDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga959eb5386f5d7f2ac33450fceb09757c}{FLASH\+\_\+\+SFR\+\_\+\+DDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87262d845058dc8b0efe7526267e7dc}{FLASH\+\_\+\+SFR\+\_\+\+DDS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7d1abd076c5345ae79dc6026522e25}{FLASH\+\_\+\+SFR\+\_\+\+DDS\+\_\+\+Msk}}                  /\texorpdfstring{$\ast$}{*} Enabling and disabling CPU2 Debug access              \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6b2a4f16d0cbae3488a7b53a22e09b1}{FLASH\+\_\+\+SFR\+\_\+\+HDPSA\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13ce774df6b0e40cc4d5c4d2fc060f3d}{FLASH\+\_\+\+SFR\+\_\+\+HDPSA\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6b2a4f16d0cbae3488a7b53a22e09b1}{FLASH\+\_\+\+SFR\+\_\+\+HDPSA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c8146c41fc1844dee858e97b8e26fbe}{FLASH\+\_\+\+SFR\+\_\+\+HDPSA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13ce774df6b0e40cc4d5c4d2fc060f3d}{FLASH\+\_\+\+SFR\+\_\+\+HDPSA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74897afc1de958971d1c14ee0bf606ab}{FLASH\+\_\+\+SFR\+\_\+\+HDPAD\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf03de075234ff2354984a7a402b1f752}{FLASH\+\_\+\+SFR\+\_\+\+HDPAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74897afc1de958971d1c14ee0bf606ab}{FLASH\+\_\+\+SFR\+\_\+\+HDPAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec7b8677acd0e420a34bcf0de908576}{FLASH\+\_\+\+SFR\+\_\+\+HDPAD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf03de075234ff2354984a7a402b1f752}{FLASH\+\_\+\+SFR\+\_\+\+HDPAD\+\_\+\+Msk}}                /\texorpdfstring{$\ast$}{*} User Flash Hide Protection Area disabled       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8b612fac106cec05856b225c017977}{FLASH\+\_\+\+SFR\+\_\+\+SUBGHZSPISD\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb9fe435d7c1e67e2a015ba4dd24672f}{FLASH\+\_\+\+SFR\+\_\+\+SUBGHZSPISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8b612fac106cec05856b225c017977}{FLASH\+\_\+\+SFR\+\_\+\+SUBGHZSPISD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacc4ebac62638040820ff917a4649a38}{FLASH\+\_\+\+SFR\+\_\+\+SUBGHZSPISD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb9fe435d7c1e67e2a015ba4dd24672f}{FLASH\+\_\+\+SFR\+\_\+\+SUBGHZSPISD\+\_\+\+Msk}}             /\texorpdfstring{$\ast$}{*} Sub-\/GHz radio SPI security disable                 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8dea5084453795acee32ddb3226c8d5}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRV\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad2f6ed423301743cc9d81bd07efa4b5}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8dea5084453795acee32ddb3226c8d5}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b5decc41de55881ee3b95dc3b1c9af1}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad2f6ed423301743cc9d81bd07efa4b5}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRV\+\_\+\+Msk}}                /\texorpdfstring{$\ast$}{*} SCPU2 boot reset vector memory offset                \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5772e432a0110414d77efcaee46bd5c}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRSA\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad972f835a648b0196d568137f35def99}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRSA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5772e432a0110414d77efcaee46bd5c}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRSA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0cd43d86a37cd65475e73652da42bc8}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRSA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad972f835a648b0196d568137f35def99}{FLASH\+\_\+\+SRRVR\+\_\+\+SBRSA\+\_\+\+Msk}}               /\texorpdfstring{$\ast$}{*} Secure backup SRAM2 start address                    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9df6725b7c23bc24d5c9d075e699ebc3}{FLASH\+\_\+\+SRRVR\+\_\+\+BRSD\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161d70f4e58a74cb4f33636c35f51884}{FLASH\+\_\+\+SRRVR\+\_\+\+BRSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9df6725b7c23bc24d5c9d075e699ebc3}{FLASH\+\_\+\+SRRVR\+\_\+\+BRSD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e51e6884d02c231920ecc5ecd485ab}{FLASH\+\_\+\+SRRVR\+\_\+\+BRSD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161d70f4e58a74cb4f33636c35f51884}{FLASH\+\_\+\+SRRVR\+\_\+\+BRSD\+\_\+\+Msk}}                /\texorpdfstring{$\ast$}{*} Backup SRAM2 secure mode                             \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bec562180900670ff1f6773175d55b6}{FLASH\+\_\+\+SRRVR\+\_\+\+SNBRSA\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee267248b4d91099784e53b7b352efe6}{FLASH\+\_\+\+SRRVR\+\_\+\+SNBRSA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bec562180900670ff1f6773175d55b6}{FLASH\+\_\+\+SRRVR\+\_\+\+SNBRSA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98d5ed7dc875f7da36016174d3fcd1f6}{FLASH\+\_\+\+SRRVR\+\_\+\+SNBRSA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee267248b4d91099784e53b7b352efe6}{FLASH\+\_\+\+SRRVR\+\_\+\+SNBRSA\+\_\+\+Msk}}              /\texorpdfstring{$\ast$}{*} Secure non-\/backup SRAM1 start address                \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57405687a4776c1f2a8b2a70e452a02d}{FLASH\+\_\+\+SRRVR\+\_\+\+NBRSD\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5361197ee217b65b0e59cea714b2995b}{FLASH\+\_\+\+SRRVR\+\_\+\+NBRSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57405687a4776c1f2a8b2a70e452a02d}{FLASH\+\_\+\+SRRVR\+\_\+\+NBRSD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036f3c0a80674998758df84262a6b8a3}{FLASH\+\_\+\+SRRVR\+\_\+\+NBRSD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5361197ee217b65b0e59cea714b2995b}{FLASH\+\_\+\+SRRVR\+\_\+\+NBRSD\+\_\+\+Msk}}               /\texorpdfstring{$\ast$}{*} Non-\/backup SRAM1 secure mode                         \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e34937cb2105214437604ed6753098}{FLASH\+\_\+\+SRRVR\+\_\+\+C2\+OPT\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576748c0ad15f17d807c1599c7192bfa}{FLASH\+\_\+\+SRRVR\+\_\+\+C2\+OPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e34937cb2105214437604ed6753098}{FLASH\+\_\+\+SRRVR\+\_\+\+C2\+OPT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9132d0854093f6d43ceb1832066b3a76}{FLASH\+\_\+\+SRRVR\+\_\+\+C2\+OPT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576748c0ad15f17d807c1599c7192bfa}{FLASH\+\_\+\+SRRVR\+\_\+\+C2\+OPT\+\_\+\+Msk}}               /\texorpdfstring{$\ast$}{*} SCPU2 boot reset vector memory selection             \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad45500839e6f801c64ee9474e4da33}{GPIO\+\_\+\+MODER\+\_\+\+MODE0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d7c80c5afbf9bf5aada55d91d59ecb}{GPIO\+\_\+\+MODER\+\_\+\+MODE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90970df916fe323664322ecbe516993d}{GPIO\+\_\+\+MODER\+\_\+\+MODE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9062e2f2d10271c05e5f963be522db96}{GPIO\+\_\+\+MODER\+\_\+\+MODE3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11faa17747d422f5d88ced879e09bb6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b40ba8ed0964516f512bb55a7783425}{GPIO\+\_\+\+MODER\+\_\+\+MODE5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09b263a1b49cc5db86e5e6fe5d0d59c}{GPIO\+\_\+\+MODER\+\_\+\+MODE6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff70c209574ca7023aa0a853a341e2b}{GPIO\+\_\+\+MODER\+\_\+\+MODE7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d7027e90da284883872b827f78fbc26}{GPIO\+\_\+\+MODER\+\_\+\+MODE8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf81e4a6121d0fe0ee5bc3fbe0f245572}{GPIO\+\_\+\+MODER\+\_\+\+MODE9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10461308203bd8e510c3205e6a499c20}{GPIO\+\_\+\+MODER\+\_\+\+MODE10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4d968b108aa28b20cd40a7746004d2c}{GPIO\+\_\+\+MODER\+\_\+\+MODE11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac09cecc889ead7bc7a079d4889da0578}{GPIO\+\_\+\+MODER\+\_\+\+MODE12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf38e8e70d58b97d462d45e6e116115be}{GPIO\+\_\+\+MODER\+\_\+\+MODE13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e67512a90147ccad6991e5b16821811}{GPIO\+\_\+\+MODER\+\_\+\+MODE14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8027405e42e74b5065861c067e0b9f77}{GPIO\+\_\+\+MODER\+\_\+\+MODE15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d59a7c3218b146d61516cabb81588d1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d59a7c3218b146d61516cabb81588d1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aebd85688999595239036bd63eac4a3}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga592defc7541ea5c2463d0a5c9566a337}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga592defc7541ea5c2463d0a5c9566a337}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c2e6db60417e319c9a8de701ab4d93d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5478c1782217eec4b8d09fcc930a55c1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad678ac2b9b55a718f1e81237ee4a5b30}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad678ac2b9b55a718f1e81237ee4a5b30}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52cbd557435c2173e390b534cc6a893b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9104ccbb9f57282217df7a4af2fa149}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9104ccbb9f57282217df7a4af2fa149}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffcd8be7000a751ac97b432e6f8febcd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffcd8be7000a751ac97b432e6f8febcd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfa602db904a1c4ac0bfe2f57e044f03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5673f4acd1ca97723538455ce2ad8fa5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5673f4acd1ca97723538455ce2ad8fa5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga872f2008be45e90a2663c31f5e3858ee}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5567f31bc7165b0a55e42a392306faf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5567f31bc7165b0a55e42a392306faf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac22a8999bf349459af4bd58fe319d03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2df4811f95aae5d25c63d1e6645914e4}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2df4811f95aae5d25c63d1e6645914e4}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a517c02253d8081d006ba12b939ddb7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a517c02253d8081d006ba12b939ddb7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae53d4f666ee3410123ab941ee29fc886}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae2d866e0737d3b40919d877a321dbe}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae2d866e0737d3b40919d877a321dbe}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72764b8f1eaca4407ddce7f3313d045d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72764b8f1eaca4407ddce7f3313d045d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d842d0b79b54cd990a819197a0ecc6f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ab821f1edc7c879a34e51d85be89927}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25fc93b49714517d14b95c51496f4dde}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25fc93b49714517d14b95c51496f4dde}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed656d73e74d6e4dc451d61cdd4529f9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed656d73e74d6e4dc451d61cdd4529f9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1323319e1db0678046b6f77c45bfee8b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d567c6d24df0adb6402498fd5eb582}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8996628496af3a04fb060e7be6b4af6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00c3e1150ff05598e93fdee8dd68936e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70a77f985b46c258894f35dd089b0d20}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44b7462b3a8eac83a6190a9d4ed94733}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39a76e505a04bac8df5b801bc759d9cf}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga220c76017b851a0861252cdc19e5ad8e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada868726c50880ee3f5e3cf35bf7be07}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48fc91b25c5e9b44cb2c5281e430b530}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa18d29dd7797e82889241af2394d9bac}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0d96748028e1d2c05fb5a12d6ec6148}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae71fee4a9fee0076207522f7b05d3e7b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91c0b6ceee5147b85871df78f1b7ae38}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec7c4b2c0464c31b94d819b458294bc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27efa359dedf4559a0cae3b4ccbb866}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62066038e31f29b2d96a9c9756b47007}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757af1d9f0ba5f4ed76320b6932e3741}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8da0bf95f1973c18a4a4b7c0aa3d1404}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e8cc32256e605234ec8bfba9ebbe2d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c6217b6d33bf54771323d7f55e6fa9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf02aa5885737e111d98770d67b858d8e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe54b8696e32251e874a821819d7c94d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa52d8b944af9bb59f52c2fd46559abdb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18557333a95ca1a26bcd1d7f9fe207be}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e71b61abf42a76033e458460793f940}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c7ece6fe1df8b61fd7f11f6751693a9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f1c72b27ac3f18d6e8c7b366416ba6}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85596aa60b034d0de6ecb98f94a8d036}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834911368392a16ff6b7e051a7e7ae9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga746478979825dcad6323b002906581b9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga398c010d45105e8e37b1995430a52a94}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd5cdc50a6f6ee671aa1ac39c9048241}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1069cfa20fb4680057c8f9b91826ebe1}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1069cfa20fb4680057c8f9b91826ebe1}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64aa379a4bcfe84ae33383d689373096}{GPIO\+\_\+\+IDR\+\_\+\+ID0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38320698cffb50138c8438a860030cb9}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38320698cffb50138c8438a860030cb9}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e44bbc1d39579b027765f259dc897ea}{GPIO\+\_\+\+IDR\+\_\+\+ID1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1720532896734b3e5ffaccd76834fdef}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1720532896734b3e5ffaccd76834fdef}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{GPIO\+\_\+\+IDR\+\_\+\+ID2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9ea4291861a56bb8901653b2c148ccd}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9ea4291861a56bb8901653b2c148ccd}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c3adefa4cafaf0455139b4e80b70eb}{GPIO\+\_\+\+IDR\+\_\+\+ID3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7454dab87916ca6076b287a21c2e4cd7}{GPIO\+\_\+\+IDR\+\_\+\+ID4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f45f4603706510827aa92d39fd4bb45}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f45f4603706510827aa92d39fd4bb45}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cbfa2ff564030d912ce8f327850a3bf}{GPIO\+\_\+\+IDR\+\_\+\+ID5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbd6ccece5d47d40c929af5cf9973203}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbd6ccece5d47d40c929af5cf9973203}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{GPIO\+\_\+\+IDR\+\_\+\+ID6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23669c60b1baa1d95dac788cff2a0eb8}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23669c60b1baa1d95dac788cff2a0eb8}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09ce75fcb48ac0db30f99ba312e8538a}{GPIO\+\_\+\+IDR\+\_\+\+ID7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa193633720d142ceca6c6b27c4e87f02}{GPIO\+\_\+\+IDR\+\_\+\+ID8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888325b6581f9ae181f3e4fe904b0c44}{GPIO\+\_\+\+IDR\+\_\+\+ID9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6842601dbe73734e8058a6858fa7078}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6842601dbe73734e8058a6858fa7078}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{GPIO\+\_\+\+IDR\+\_\+\+ID10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga117cc21fe4de69983c2444c7f8587687}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga117cc21fe4de69983c2444c7f8587687}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade5e087b267f95733cc4328522b7890d}{GPIO\+\_\+\+IDR\+\_\+\+ID11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33564d1679db8201389f806595d000d9}{GPIO\+\_\+\+IDR\+\_\+\+ID12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada649f077b81777a8ba7ae97160e9fe4}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada649f077b81777a8ba7ae97160e9fe4}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82e0ce0fca46443e3cbaf887a3a35713}{GPIO\+\_\+\+IDR\+\_\+\+ID13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0921a37817bff3c30f5e4c019b6a4084}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0921a37817bff3c30f5e4c019b6a4084}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac716fc8a3853431b69697ea5ee0aa8d2}{GPIO\+\_\+\+IDR\+\_\+\+ID14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631021cf3bab4864fdc505ceee8a6c4f}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631021cf3bab4864fdc505ceee8a6c4f}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae72c80e97c41b8143cf299c078459ea4}{GPIO\+\_\+\+IDR\+\_\+\+ID15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6bff88e55b2428269c90ebde121d31}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6bff88e55b2428269c90ebde121d31}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e7937b0a505e771361804a211c7656f}{GPIO\+\_\+\+ODR\+\_\+\+OD0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60dfdab58aa53c6790eb545f50f92722}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60dfdab58aa53c6790eb545f50f92722}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104dff849ee2c6a0b58777a336912583}{GPIO\+\_\+\+ODR\+\_\+\+OD1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ea388b190f9040a9657d9b395471596}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ea388b190f9040a9657d9b395471596}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3ff4b6fa52aac52991053b26d8dd80}{GPIO\+\_\+\+ODR\+\_\+\+OD2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a4ae35ae856330bc937251fd9ccf01c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a4ae35ae856330bc937251fd9ccf01c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba5790d50582befba7f91037df94b159}{GPIO\+\_\+\+ODR\+\_\+\+OD3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91e0a70767add938306339ea3f3c8df5}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91e0a70767add938306339ea3f3c8df5}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{GPIO\+\_\+\+ODR\+\_\+\+OD4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada7f2c3690272b52bde0c22223d39dff}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada7f2c3690272b52bde0c22223d39dff}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4046ad484b858f3c49eb0449f45e3af5}{GPIO\+\_\+\+ODR\+\_\+\+OD5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{GPIO\+\_\+\+ODR\+\_\+\+OD6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34bf70d7723a8e809a7ec2baba5583b1}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34bf70d7723a8e809a7ec2baba5583b1}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7559603648f95b76d128f0a637675c}{GPIO\+\_\+\+ODR\+\_\+\+OD7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60a61ea7de95ccdcb674e8b972969a1f}{GPIO\+\_\+\+ODR\+\_\+\+OD8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3bfdb1e3526890736b0c1238adda99c}{GPIO\+\_\+\+ODR\+\_\+\+OD9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47f67a9087ba57c2144a8a19d597bf5}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47f67a9087ba57c2144a8a19d597bf5}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5c6ba137db2753434a1253e111ff6a2}{GPIO\+\_\+\+ODR\+\_\+\+OD10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f6824376eb5f7f0185580a780d5ecf}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f6824376eb5f7f0185580a780d5ecf}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7e487eb914e276c92534eab7b1efdc}{GPIO\+\_\+\+ODR\+\_\+\+OD11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a3eca32e4b8eca5b984c371fc118c44}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a3eca32e4b8eca5b984c371fc118c44}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42a77f0ced79d51a5952d929a7e0528}{GPIO\+\_\+\+ODR\+\_\+\+OD12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29598cda6568737ee82992f76d07c45c}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29598cda6568737ee82992f76d07c45c}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga582584ba2995b3b9993728b02a98f2c1}{GPIO\+\_\+\+ODR\+\_\+\+OD13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd02d3bb351676e31027d8bad0c8eb70}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd02d3bb351676e31027d8bad0c8eb70}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c2ec83ded91512630244d2d1e1c300b}{GPIO\+\_\+\+ODR\+\_\+\+OD14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{GPIO\+\_\+\+ODR\+\_\+\+OD15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ec251e186471ae09aeb3cb0aa788594}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbd174222a013c9a0e222fdd0888de2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0fb36c07eac3809b6a5baaee74ee426}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga893c83ab521d1bf15e71b20309d71503}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0128026ab2c8ed18da456aaf82827e11}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ed3881740613378329271150088f1b2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacff5a20b7c9f10be43364ff422bb40ef}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c12c0939e7fcc354e37d55b74afb351}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60e9a3a49cdad6cd65d377fb675185da}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d930c6c5ffa92e461a0190be4bff78}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46417b0da710ef512ac4ceb95b3ab44a}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f25cdc5f81e840659b75db9b9ad2607}{HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae22c7391bb1fa8319194cacb9769d9}{HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f25cdc5f81e840659b75db9b9ad2607}{HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6d8547d34dda3bc04bd61dc3a59f3ca}{HSEM\+\_\+\+R\+\_\+\+PROCID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae22c7391bb1fa8319194cacb9769d9}{HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b6d248a6a80bd6660ef050f52c4768}{HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45b657d12a503dc9de0be96a2de549a9}{HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b6d248a6a80bd6660ef050f52c4768}{HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga612dc601222f1f85636761386d84569c}{HSEM\+\_\+\+R\+\_\+\+COREID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45b657d12a503dc9de0be96a2de549a9}{HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f666d8335302a2a7ac9358989403e05}{HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc7080671de1ebec942cbefebba507c5}{HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f666d8335302a2a7ac9358989403e05}{HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc121e0df98eda63c3060d308b3bee4e}{HSEM\+\_\+\+R\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc7080671de1ebec942cbefebba507c5}{HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0189d0b72919028722b3b5e06539acde}{HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26c232835b522d966a427fa13a192ba1}{HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0189d0b72919028722b3b5e06539acde}{HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0eab1bcb01a8ed74a786acdf40a8eb}{HSEM\+\_\+\+RLR\+\_\+\+PROCID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26c232835b522d966a427fa13a192ba1}{HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7df70558a48686a55ec328d017e725}{HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f145e103e880600475f13210aba8c3b}{HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7df70558a48686a55ec328d017e725}{HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cdc4c5c510f3f1121b66ea390b90924}{HSEM\+\_\+\+RLR\+\_\+\+COREID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f145e103e880600475f13210aba8c3b}{HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5279d610099ac7d0877a8a7dc66c0b6e}{HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga143a46b054aaab8e47991976453b47ad}{HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5279d610099ac7d0877a8a7dc66c0b6e}{HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f47112c5ceac25e97232be1d235d70b}{HSEM\+\_\+\+RLR\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga143a46b054aaab8e47991976453b47ad}{HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7900d8c2417d462740bcb96b359388c9}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ea8f69632a74310071468ab67f3b62}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7900d8c2417d462740bcb96b359388c9}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga534a5bf117db7eb2c1f7824755064ae1}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ea8f69632a74310071468ab67f3b62}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d68e1c72db3a1f14ad396a544c85214}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadef2f5a2dea97a31046d735adeaa13f3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d68e1c72db3a1f14ad396a544c85214}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44a16daa2aa9d599068bf1018c79403c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadef2f5a2dea97a31046d735adeaa13f3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb6eef6e8a130074e9333521d0b5ddf8}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a035e6d3d0a712aa8725447a570a04e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb6eef6e8a130074e9333521d0b5ddf8}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga700a5506ce0babb8d008d14c2b8b6a4b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a035e6d3d0a712aa8725447a570a04e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf4581d978ef0d62f8e06e819f97161}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05fefcf4cdb8898dcd4b428ec421dd2}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf4581d978ef0d62f8e06e819f97161}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbf9cfb33dbd6cb430ce12e55060a931}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05fefcf4cdb8898dcd4b428ec421dd2}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b2c376a8966678efed21cc4f7e18fcc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58d73b5a5efcab5264b761ef439c7038}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b2c376a8966678efed21cc4f7e18fcc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856fbbf467fdc53f69e08f78cae1d54f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58d73b5a5efcab5264b761ef439c7038}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39d4de6636d03cc5693642c6ec6b0ed}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga650ac7a2cf87314f640c59dffac793cc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39d4de6636d03cc5693642c6ec6b0ed}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08845bdc9ebe1a8b71b29aa4a82c5027}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga650ac7a2cf87314f640c59dffac793cc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde2aca7ed906ee7d1faa2211bb74081}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a6f3e67cbee284abd26992b74aa195c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde2aca7ed906ee7d1faa2211bb74081}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46d183ec57786200303bbb2aa9232b7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a6f3e67cbee284abd26992b74aa195c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78ba5f7ab11878998845926ac8733b75}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadb8efb0e602c345b92e5bfc2fc11993}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78ba5f7ab11878998845926ac8733b75}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeeea4cdc2931b30979b5c3cb3658cfc4}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadb8efb0e602c345b92e5bfc2fc11993}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64c811395fcf9265e89c0d09d2b18dbf}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1ccd3a7581edf78b7b5d8707da045d9}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64c811395fcf9265e89c0d09d2b18dbf}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacb8f6bc7bc7c21dfa6ab49c9bdd245b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1ccd3a7581edf78b7b5d8707da045d9}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace90ad43b11e88e692eb86f15ceaa3bb}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafac2998118aa1dc4f7c145a7874a3b19}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace90ad43b11e88e692eb86f15ceaa3bb}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga343a4bd4f92257bfcafa9c53754615e3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafac2998118aa1dc4f7c145a7874a3b19}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2cfe925b7997f0a5c39302bf4cfff3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793f5cd26ffb861426d1acbdb0aad977}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2cfe925b7997f0a5c39302bf4cfff3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aac3f37c0db00f8ea526da9d13c27a0}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793f5cd26ffb861426d1acbdb0aad977}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67f993fe0a08f7b2512ab73ba5f4f670}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5deef17ddef2b01590f7263123f265b7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67f993fe0a08f7b2512ab73ba5f4f670}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54237837c259cf45129cb4bc16fc407f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5deef17ddef2b01590f7263123f265b7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02f5631ccb4bec69f9f3f8da02a33513}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bfbe4cd064c61af513b675b9b69cd38}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02f5631ccb4bec69f9f3f8da02a33513}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga784d3bdef3fa78564092fafa1daf06bd}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bfbe4cd064c61af513b675b9b69cd38}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eeb054324bdeaca11160639c9fd7d89}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d9e9829a5db0d5ae8b09e8dffe41a5f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eeb054324bdeaca11160639c9fd7d89}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65882cb19ade0a5322b6a5d8ab1106d4}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d9e9829a5db0d5ae8b09e8dffe41a5f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83688637eeab30d99da8c6cb9b2dbde7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5947a9f19425bd6f78a7aa4fdbf5565c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83688637eeab30d99da8c6cb9b2dbde7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5cb4efd7c8345287dc0d355d8e1764}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5947a9f19425bd6f78a7aa4fdbf5565c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf599ccb4e3839b1274248e83b30baff}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd64d892ec4edb9d3a819073f583a32c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf599ccb4e3839b1274248e83b30baff}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d6d9edc267d35ba6f08cab4cfc4a6ee}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd64d892ec4edb9d3a819073f583a32c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5a54f66ddfec052c0a8f7e2bd08c8be}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04e1556901082a1a04b9065f900c7267}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5a54f66ddfec052c0a8f7e2bd08c8be}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414d27c4408a273ee6e5a0378408ee48}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04e1556901082a1a04b9065f900c7267}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4ca3b6ab90b71abeff4f71535abcf5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8b9ff3a7f413b41f07155caf42aa90b}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4ca3b6ab90b71abeff4f71535abcf5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b422a75aab2b9afc7c45a5b1896fdf5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8b9ff3a7f413b41f07155caf42aa90b}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3594e093bc769d17f9a3725ac3ffaba}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80d27bbeb1b9c0d973ca9efb0200f0c7}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3594e093bc769d17f9a3725ac3ffaba}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga733811ad94b702e6975bb94b7db470df}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80d27bbeb1b9c0d973ca9efb0200f0c7}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76879625e63c34febca15a7792047b82}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1214f63fbe00a9fa6922ab89cce8c1c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76879625e63c34febca15a7792047b82}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9f19d42f15c748b46a4e350efbd5672}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1214f63fbe00a9fa6922ab89cce8c1c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb1bd5953ba0fd3ab9053750e566b32}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf89a36f7ae85c24781bb365b9809760a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb1bd5953ba0fd3ab9053750e566b32}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b08b557e9d73ed62a0d74ed0f52e51d}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf89a36f7ae85c24781bb365b9809760a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae5a38a19bc500add6e951a7b525a601}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8de5fea76e850023774494d73728b0c5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae5a38a19bc500add6e951a7b525a601}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9cfd7ed13a702af2811148f9fff6228}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8de5fea76e850023774494d73728b0c5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a2a878619e63ea0916236c3542f14b1}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268d95b8aa6674100b5d3f9555eb3eeb}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a2a878619e63ea0916236c3542f14b1}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7331cfab44565e8bb5d53a8bbbf99679}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268d95b8aa6674100b5d3f9555eb3eeb}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c85b9d27eba38771e00af38a36e3ea}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81da9a8cbee7f2d5e467d95b38589aa2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c85b9d27eba38771e00af38a36e3ea}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f8b8df4e3ff8fe20cd3175700c97d1}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81da9a8cbee7f2d5e467d95b38589aa2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f8f758d6b5d27d849e3c91834e3dff5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6b4e3f2d01f9bbc59f817e8825442b5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f8f758d6b5d27d849e3c91834e3dff5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga623b37a8ac0d0ce3c00608f8da332c44}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6b4e3f2d01f9bbc59f817e8825442b5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf7fa9a56ba043c1063c05166e08f1f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03434bf457be42a26b29bb23a92ea508}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf7fa9a56ba043c1063c05166e08f1f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51f4998d62de9618b6f072b5095dc9e2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03434bf457be42a26b29bb23a92ea508}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a81e6deec1ee341a4d941027ea44c53}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b87bc3adb46ce4fbc432801728e7d7f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a81e6deec1ee341a4d941027ea44c53}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cb11ecfaf005471c3f777c300f33afc}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b87bc3adb46ce4fbc432801728e7d7f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06b4d0412d4ad4cdf6f3bc8d2c54880c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga507876fd5b43e6d8dfaee97f3e5db118}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06b4d0412d4ad4cdf6f3bc8d2c54880c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe5b60f9cce4eab48361f3c5f6b796c8}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga507876fd5b43e6d8dfaee97f3e5db118}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f70a3c0665e83f924798f2a4724ef64}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga402c8c2e5267d9817366909fd8194afa}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f70a3c0665e83f924798f2a4724ef64}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7df82c627b792f7a8ba814038f3c2054}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga402c8c2e5267d9817366909fd8194afa}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50d4442f8a33260c7c3ad0b7f617dc0a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04af124211e37971873ac5649e0e32c9}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50d4442f8a33260c7c3ad0b7f617dc0a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga008ad1455ccc942284da360ff16aed64}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04af124211e37971873ac5649e0e32c9}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga311c87e19ff954dae82e953e06157798}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e64b7660a1761080f1795949d493dc}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga311c87e19ff954dae82e953e06157798}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e4fab9d7f90bf2d8eeff5a84639df49}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e64b7660a1761080f1795949d493dc}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b377bdc0c6dbd1065e058efd517d159}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f914a0f6882165dba9464f4705bf3f2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b377bdc0c6dbd1065e058efd517d159}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac6347a9ef0dd00acc3f2c1e53c57b3}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f914a0f6882165dba9464f4705bf3f2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74dfbe18646a03c92a5f23d81fa14344}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63cf0f3f88c621122557b0af4ffe3ebe}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74dfbe18646a03c92a5f23d81fa14344}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff368c281d16672f65878375c7cb890}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63cf0f3f88c621122557b0af4ffe3ebe}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace570def1714d6bb9bb1ad28dd933af0}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace2b835b7dc6dc067a42677eb866877b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace570def1714d6bb9bb1ad28dd933af0}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c20a751e7995f65b8fd1dbf620ecc3f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace2b835b7dc6dc067a42677eb866877b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7990a5e4ce02f402ec08c45814134383}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159dd3811be20e06d0616b1538b0b4e6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7990a5e4ce02f402ec08c45814134383}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab38e84f77c9527ce12501d424f42b8c}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159dd3811be20e06d0616b1538b0b4e6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39d8e455abcfbe92bde39766fad5a579}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84614041ec49b680acc9df4150695793}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39d8e455abcfbe92bde39766fad5a579}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f58bde46a4caea36e6ed82c2644892}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84614041ec49b680acc9df4150695793}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab66fc39055ea4e65f5066ebe691791b6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac1deec38eda3ae51c9fdcf055297a3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab66fc39055ea4e65f5066ebe691791b6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e435f0f6244134d82d011d7b527512}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac1deec38eda3ae51c9fdcf055297a3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87cdb8dd3f87ced9a317c4abff318402}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970eccb256d08992e1f0194633c5efe0}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87cdb8dd3f87ced9a317c4abff318402}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec37839a8e64e159c26e8db5d04cac54}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970eccb256d08992e1f0194633c5efe0}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45350cc2e50c84760e69ff6200af5826}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1d1302de139a47581f76acfbcad888b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45350cc2e50c84760e69ff6200af5826}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56a65e9b945e47680baf4685e0a63948}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1d1302de139a47581f76acfbcad888b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67631073deb2c3a550b34086c7bc237a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dfa98bd5d60b3288cf505826b378bb1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67631073deb2c3a550b34086c7bc237a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga368ad0367ae047b7ac447994617e8d3a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dfa98bd5d60b3288cf505826b378bb1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9771794e6f39560c019840a61035f56}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35312b1c0784b35618afacc1ecc9c0a6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9771794e6f39560c019840a61035f56}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1243a36525801a527a5c922d911a75}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35312b1c0784b35618afacc1ecc9c0a6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea111196ae31717406ef3408ed5d0d03}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb22142b60c05246a3cc0f708d1f34bc}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea111196ae31717406ef3408ed5d0d03}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43294169af6f0d9c52fa67ac1fefcaae}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb22142b60c05246a3cc0f708d1f34bc}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e8eb95ee52ff6406e7beef42dd7fb03}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa90fdb2db6b6b7503f7dac417022c9c4}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e8eb95ee52ff6406e7beef42dd7fb03}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga017f3e7c8e05a70af615323d4d72a013}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa90fdb2db6b6b7503f7dac417022c9c4}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bd23b3b48866aa24b852983724843a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769bc23e33753770d33d57c4e779e24f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bd23b3b48866aa24b852983724843a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae624c129394b7d03d3f70af9e83dc25a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769bc23e33753770d33d57c4e779e24f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafb3406bbac9eabe7a8b4f9d7bde32be}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7fa6d60f7ceef44b4871a4f7af7388}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafb3406bbac9eabe7a8b4f9d7bde32be}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga472dfaff2fa72588ab19d1a5e0e0ac02}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7fa6d60f7ceef44b4871a4f7af7388}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b9cff6606c04ac7e0e38592e4467354}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga080e5c8b64df1cb6266c026fe04cfb34}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b9cff6606c04ac7e0e38592e4467354}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga635280ed0fab0b1928a366242db856a4}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga080e5c8b64df1cb6266c026fe04cfb34}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0de8ee7177682e813c3bb9746f20a3b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga677b46b33c8ade671803c873336c2039}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0de8ee7177682e813c3bb9746f20a3b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fca3d9e9572c50c9784c6f6c599fef5}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga677b46b33c8ade671803c873336c2039}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d4cd795df312f6f232f49962aa7765a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga855cde0e0206504e7d8d5685b75543d1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d4cd795df312f6f232f49962aa7765a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0936768f48f56fbb56d54feecbdfb960}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga855cde0e0206504e7d8d5685b75543d1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae861a4c5e83e518fba76fe977e45316c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7b6501a1d8241d626ebe19e2a56a397}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae861a4c5e83e518fba76fe977e45316c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga770e81a2ebcce285dbfe5b93535f237d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7b6501a1d8241d626ebe19e2a56a397}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65788069c1442e4ee19eb053b74b3632}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad1883312c48f4b819b256f5470defd}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65788069c1442e4ee19eb053b74b3632}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1769e242020183a09b12416b83817cd}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad1883312c48f4b819b256f5470defd}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a5b11c1570a2a86ba4abc7f04263514}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae6a6278911b9ab6f9ca578409a534d4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a5b11c1570a2a86ba4abc7f04263514}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46162fa3fd1915e0d2793bf9971832b7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae6a6278911b9ab6f9ca578409a534d4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6362cf45038ce2823e8fa80707bac9d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e7970e612eb6fd399ff426e8a0f5868}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6362cf45038ce2823e8fa80707bac9d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ae8e37665a38428a6505afcfff155b8}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e7970e612eb6fd399ff426e8a0f5868}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3fc655daf685ab60a7f09843d3552be}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23639f8e7193915e920b54fc9cabb99c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3fc655daf685ab60a7f09843d3552be}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99110dbd225c4738512e3a3941be22ee}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23639f8e7193915e920b54fc9cabb99c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ca68115ca351dde35e82a96011d3cdc}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5824f7ef7e187210394befde858d7825}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ca68115ca351dde35e82a96011d3cdc}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e43e9cf3e356e229375d5a8388fa4d6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5824f7ef7e187210394befde858d7825}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedc70671e413ad0df91edcf21fee99a4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0ab4e7cfdece0e064172320598ffbd7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedc70671e413ad0df91edcf21fee99a4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeda75b6e94df69f6dbab918ba5e8dd17}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0ab4e7cfdece0e064172320598ffbd7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad43b377287284728b6902d58cf1a3d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b05660d34d12c6075abbd84a0981ce}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad43b377287284728b6902d58cf1a3d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b652180b8822beca897a076a0470f99}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b05660d34d12c6075abbd84a0981ce}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85c33688f4e36a4b2537c6b21eea97c1}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga799275b18cb07b19a37e6aa4e1c61bf9}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85c33688f4e36a4b2537c6b21eea97c1}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae02c32df087ed289a5868156bf158c7f}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga799275b18cb07b19a37e6aa4e1c61bf9}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d87a45bc4f623a6b66831ab0709d57}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91298fc5145e8f681155a7fb4c60078b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d87a45bc4f623a6b66831ab0709d57}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78b1a415ed40e7dd216f494e93959d4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91298fc5145e8f681155a7fb4c60078b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ac46d3649cc6649e64856e8c9a2a4d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0feea622a69bcaf15bf6f735724e5e1}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ac46d3649cc6649e64856e8c9a2a4d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b808573dfa889691210fdc2b0628f7a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0feea622a69bcaf15bf6f735724e5e1}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad598ff54be8680c59f1f87315574c1c6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2dbde0fbb7b5d0071fe5a6fa82dccb6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad598ff54be8680c59f1f87315574c1c6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf049e97e7f3c80b396c75b33459181a5}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2dbde0fbb7b5d0071fe5a6fa82dccb6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20c2673d42ad5761be3c8d3d1825b1a7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbcf12c29c4d2252f279baad117d5c83}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20c2673d42ad5761be3c8d3d1825b1a7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace44f8e3987c118c47a0befbf667267f}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbcf12c29c4d2252f279baad117d5c83}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1535e297b897dff2c3a4b8553627ae3b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga957ef452cdd66d295f4fe8a44ca4f26e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1535e297b897dff2c3a4b8553627ae3b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5c1339daba0b3c1d8c109ac8877b585}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga957ef452cdd66d295f4fe8a44ca4f26e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a9c381e6ca86262175941b49a39b242}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dbd6836fcd71ba4a344feee8250d60a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a9c381e6ca86262175941b49a39b242}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3836a8cfa6b7ea0f3450ba215c392e82}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dbd6836fcd71ba4a344feee8250d60a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac74dc383ff254904a84ff9655ab6b56e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15737a953fc09c9c52ff4a09fcbe1769}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac74dc383ff254904a84ff9655ab6b56e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf900c317551d4884eebba1d40ce6dc24}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15737a953fc09c9c52ff4a09fcbe1769}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd726e869def81d69e0647f0a2049cc}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23b4467598896509a1be91f54a9e288c}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd726e869def81d69e0647f0a2049cc}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5626d0a6cbfc10eb0b803a6ee87c13}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23b4467598896509a1be91f54a9e288c}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e66968e5607ddac0613657cb15af08f}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16beb04ac34cdf8b0d1d62980e152fb}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e66968e5607ddac0613657cb15af08f}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d3bd959ef61b13857d54fdc340e4977}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16beb04ac34cdf8b0d1d62980e152fb}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8c7492ee7a7c545465b91008940a71e}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6d000f94eae980e22f920a252e49345}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8c7492ee7a7c545465b91008940a71e}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d82fa7061a30668df779fb03c5eee4}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6d000f94eae980e22f920a252e49345}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf148dd5cf79a5c7291510128beba8e98}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32bffb350dd576193c416a25fa092494}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf148dd5cf79a5c7291510128beba8e98}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacee1a2aee2931e86ed6179a5a8e87500}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32bffb350dd576193c416a25fa092494}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7852000b4e6c6666d1b66290b63abe39}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ab328c36bb61ed0451a664381dd993e}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7852000b4e6c6666d1b66290b63abe39}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85e52cd7fd28f4767ee2b2a5053f45f}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ab328c36bb61ed0451a664381dd993e}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20829fa18b10bc93765b6ff2941f64d9}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffb2325e642f11eb46ff058692c68a5a}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20829fa18b10bc93765b6ff2941f64d9}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99d5c73a8d8e51c2827681ee8dca063b}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffb2325e642f11eb46ff058692c68a5a}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e37af232387757d65cbc8fb1a64dfdb}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b3b0b6f44d2f54e6de8fceb283c2d3}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e37af232387757d65cbc8fb1a64dfdb}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157aad452b0566dfbb0a6381e5129ae1}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b3b0b6f44d2f54e6de8fceb283c2d3}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa528f7ca0baacaeb381af45bd474a386}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87049211c1854f667cfdff72f688f66e}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa528f7ca0baacaeb381af45bd474a386}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8488836ec308f4f622df7d26aecff0c4}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87049211c1854f667cfdff72f688f66e}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262d16bcb804e05e7000d79261afe4d1}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a67ed9fcce13082651476d2510e1c21}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262d16bcb804e05e7000d79261afe4d1}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf09cba65074c5f34e242108d4c503ff}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a67ed9fcce13082651476d2510e1c21}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57f815bf80da1a87f2aa384fd1a410d4}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0eca34282545998fcc4b3d8fd58255c0}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57f815bf80da1a87f2aa384fd1a410d4}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ddd9e6369c47e5a2fde768596f7a029}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0eca34282545998fcc4b3d8fd58255c0}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e9ca8009e9ae5f1a0f1bcc51b26d51}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d39b10a60bd5a840dcfd6ccb242978a}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e9ca8009e9ae5f1a0f1bcc51b26d51}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747a9306abcde4b6a92beeadde8efb44}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d39b10a60bd5a840dcfd6ccb242978a}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad386303cffaa7a73bc485bfb125916d4}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38f5934c6e48ddea92b52e462ab54c5}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad386303cffaa7a73bc485bfb125916d4}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8860f0c3b6227d844ac239dc76dee54c}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38f5934c6e48ddea92b52e462ab54c5}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fd0c57cb8d66787777ec7f580f12db9}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab51512ac54ffeb87890ad18e02dc6dbe}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fd0c57cb8d66787777ec7f580f12db9}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad55230b7794908cfa2c3229cdfb7222d}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab51512ac54ffeb87890ad18e02dc6dbe}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3927d9b9eefbc7966fb866d072e2be54}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa3bfedc342102d3364566f67d4e64a}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3927d9b9eefbc7966fb866d072e2be54}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16465c6c1b4b0bce94b86f899fd0c1ab}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa3bfedc342102d3364566f67d4e64a}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf71d63a3a961ce02cba7b8c0b96b0421}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdc64461a1ed765cc69a8319fb0ff143}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf71d63a3a961ce02cba7b8c0b96b0421}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268f5ed106f21d7343aa9074daa52100}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdc64461a1ed765cc69a8319fb0ff143}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88110bad69d2e8c9a3dd637acb436995}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511a3c7afed2665c87f5d96ad850b5f5}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88110bad69d2e8c9a3dd637acb436995}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2f142cd1deec64001ab4838f319b512}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511a3c7afed2665c87f5d96ad850b5f5}{HSEM\+\_\+\+C2\+IER\+\_\+\+ISE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2529addfb3c12d0cc6209594ecd5610}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad26916a3cff2105a32eac7fe3a5121}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2529addfb3c12d0cc6209594ecd5610}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a516a78776d75ca5cccd30ea7d266cc}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad26916a3cff2105a32eac7fe3a5121}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae89eb33826cc2e91c76aa07b66eee701}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb71604adfe2d2affbaee54b7dc2365}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae89eb33826cc2e91c76aa07b66eee701}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dcf2867a541ccb247516540a3ffbf02}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb71604adfe2d2affbaee54b7dc2365}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57061f1dce82d8e646ff3cd8bf8f0fdf}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga050c914e7a92f6fc61d0560af8649fdf}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57061f1dce82d8e646ff3cd8bf8f0fdf}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13515216c0d38d2bc35d56dba8236eb8}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga050c914e7a92f6fc61d0560af8649fdf}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac79345a6b5442642eeb239dd6449a639}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad60e8458f4e0529197079703245d6127}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac79345a6b5442642eeb239dd6449a639}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ee51f2e3736e9b9a869b559e5de788}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad60e8458f4e0529197079703245d6127}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c830e27d53b72f0c31f3c605ddf3c7c}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856dd61017679892beec929a1c306147}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c830e27d53b72f0c31f3c605ddf3c7c}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff96d5b3c00328a75a7b05e3c57dcae8}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856dd61017679892beec929a1c306147}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga118e35e29274b40ad6eaa4c9aa1052e3}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c2dd4d7ccc76dfc18575c16cba8d69}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga118e35e29274b40ad6eaa4c9aa1052e3}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf27ec10a1353b0ac5b821a9284d60a8}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c2dd4d7ccc76dfc18575c16cba8d69}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a82be8b12e68b67924057bd9b8f7cf1}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab449b857f67a648775183eeb8f7dd0e1}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a82be8b12e68b67924057bd9b8f7cf1}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae135624cb2f52d50bb2834e33225b466}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab449b857f67a648775183eeb8f7dd0e1}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab26f97065cc7c7a020e2d7afb8d0bb2d}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfe99f9c50a507d1ef20325f709b44ea}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab26f97065cc7c7a020e2d7afb8d0bb2d}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae969d66129090ffbdc130affc9fd79a5}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfe99f9c50a507d1ef20325f709b44ea}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7945e9dc6d32b5b8dd222a32f092115b}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga051ed4ea88c9d4632708318f0fbb4e2d}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7945e9dc6d32b5b8dd222a32f092115b}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa92bcec656f954d527a62657c1e189d0}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga051ed4ea88c9d4632708318f0fbb4e2d}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c53d5a784b322dc9ca2ad7456e15ff2}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81aca09696a7ac668f0bd250ee8ff08f}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c53d5a784b322dc9ca2ad7456e15ff2}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga821806f5f9e93cb800622d7e45fb0513}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81aca09696a7ac668f0bd250ee8ff08f}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff71e743fa88a5c4278c9a3299669e47}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa24d1fe1e7c38e12572b17717aa2c6f7}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff71e743fa88a5c4278c9a3299669e47}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba91c0910b3998ef15832ccafc05dc52}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa24d1fe1e7c38e12572b17717aa2c6f7}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb30a737246c15c0083b4f86c0489435}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f27fa39c0181c6a64408cc099403e86}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb30a737246c15c0083b4f86c0489435}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3bc732d8de877524aeda44f930daeb0}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f27fa39c0181c6a64408cc099403e86}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826fc2b4fa17c3691954d94cc3c62bf0}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf6d436dc801f51985c254cfa1e3e03}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826fc2b4fa17c3691954d94cc3c62bf0}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4e4e5b382eb8ea3385005534c009767}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf6d436dc801f51985c254cfa1e3e03}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5f69fa1659a71d5ab9245d9a1480f5}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga091200114aba37c52bf3d2ba6a62e170}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5f69fa1659a71d5ab9245d9a1480f5}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b9ef4a95a39a03b1ae6e96ba9f1dcc}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga091200114aba37c52bf3d2ba6a62e170}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d439d8e6b5c1641cc3bdcc2215ce312}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29eb23ff073dfba457bca9b60f0a375c}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d439d8e6b5c1641cc3bdcc2215ce312}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76497df163bfee9012ca0e917db4947a}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29eb23ff073dfba457bca9b60f0a375c}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac644520cd1a2e99b144ce15aec8b35d1}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59bd43ae5e702828cbd8190583e42293}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac644520cd1a2e99b144ce15aec8b35d1}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cf0bd502fa6891f4f903caff9c61c9b}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59bd43ae5e702828cbd8190583e42293}{HSEM\+\_\+\+C2\+ICR\+\_\+\+ISC15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b2492df75c6fa5fd3794f0150a38c6}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae67767b97496e065e8b5dc3fe1b751c8}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b2492df75c6fa5fd3794f0150a38c6}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd159358d350a0483ed0ffa23df6b24c}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae67767b97496e065e8b5dc3fe1b751c8}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ca644880c7c2aca64661b8e565c374}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b1d380ae37250ebfecdf7ba39acb635}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ca644880c7c2aca64661b8e565c374}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga529071529e68160be31f46fc54bd3ebd}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b1d380ae37250ebfecdf7ba39acb635}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga920438009232b534475e4677ea8a472e}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2746eae1546c8a0d5041cc548b7d088b}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga920438009232b534475e4677ea8a472e}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2347bd87c5bf51d490214f56c4fab0c3}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2746eae1546c8a0d5041cc548b7d088b}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26895c53181f8df20a58b56b679808d}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd665a56d39afb4dd67b8afff297ec36}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26895c53181f8df20a58b56b679808d}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad626796e512e69c372a64d4f2a2904ac}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd665a56d39afb4dd67b8afff297ec36}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd3ef1e2e7edb5dafb7b61bf852ce418}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d717a42993f4970819122b36586e015}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd3ef1e2e7edb5dafb7b61bf852ce418}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde56f269a1799b39b7cef25bcf64c13}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d717a42993f4970819122b36586e015}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad10833832678e7f20ac2e70644d01e45}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b4900b0f075091b4427051f73c9ca9}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad10833832678e7f20ac2e70644d01e45}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c6c1721bbc37e43ac96398dbd7b7e9d}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b4900b0f075091b4427051f73c9ca9}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1755df1fdd7ca489e3603d5a56594eb9}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae10e1663a63764f33288e199b99932a8}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1755df1fdd7ca489e3603d5a56594eb9}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ff6525caa730a54bbd93b0fae6919da}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae10e1663a63764f33288e199b99932a8}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c0caf6a8b39ca5239a911890de2b2df}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8236e040df08682f6315c667e3ad1119}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c0caf6a8b39ca5239a911890de2b2df}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5e4feb87ebf10aa68b1f440faf3b59}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8236e040df08682f6315c667e3ad1119}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23b7ff7305d8d332952bdd9130792767}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae46aebe94e4c0984ec843f90ccb3699e}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23b7ff7305d8d332952bdd9130792767}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b21e8ae15f651e343828193f7986316}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae46aebe94e4c0984ec843f90ccb3699e}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65605c91a3673defde33dbb8a17402a0}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4701718fe706bb63932867b7c73f0f}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65605c91a3673defde33dbb8a17402a0}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb25c465222281736f4b69a6608f4a84}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4701718fe706bb63932867b7c73f0f}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga150089bff5c842d0272cc5c9ba285549}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299f6c3b43b0a88a0e39bff4134bb445}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga150089bff5c842d0272cc5c9ba285549}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f863a600bf018a3793d8c2842ec5584}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299f6c3b43b0a88a0e39bff4134bb445}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e1455b71fd41bf1a98e00ff9356244c}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d84f43375d028d651462061e225cbf2}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e1455b71fd41bf1a98e00ff9356244c}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdbab3626df387cd3492be02f7b15b2}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d84f43375d028d651462061e225cbf2}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4d4d24b11c8949b1e170bf34429bfd2}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18e889c34803e9e465fd6ee27152915}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4d4d24b11c8949b1e170bf34429bfd2}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga255c8c5203935ac3e50aa8f446e6b6ad}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18e889c34803e9e465fd6ee27152915}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93f5670dc629dfd93ae0af84864d182f}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27725c837d62211408c08f0b442e79f}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93f5670dc629dfd93ae0af84864d182f}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7923ada8683649aea496bf2facc286f1}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27725c837d62211408c08f0b442e79f}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cbb666b0aa610c9ab90e8cee97354}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee875372c6d2b4fe88d24f69aee449d9}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cbb666b0aa610c9ab90e8cee97354}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3cd94c01e6df8524365e937b5111f24}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee875372c6d2b4fe88d24f69aee449d9}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6a038072726984a3b7929b43c4bfdef}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3d9ae8b2e34a3be9b5cf3c14bf9d71}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6a038072726984a3b7929b43c4bfdef}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c74b73b34d37fd564eb046479b8b05d}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3d9ae8b2e34a3be9b5cf3c14bf9d71}{HSEM\+\_\+\+C2\+ISR\+\_\+\+ISF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7823641fc9963439c62e76814e440765}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4697d28dfc845c648cacbbfc89296606}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7823641fc9963439c62e76814e440765}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a684bbd22b020e4fa2a610f75202ea7}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4697d28dfc845c648cacbbfc89296606}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf454cceb3839cbd1a98c3ad729b050bf}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56c0b2714f04389ff1042b3e2c870169}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf454cceb3839cbd1a98c3ad729b050bf}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565c17587d14b10330ecbf53d9bbdb3c}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56c0b2714f04389ff1042b3e2c870169}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedffe8bff8c5b8931ca9d29fd5924094}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcdd5641abfdd2191549d1110b923e21}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedffe8bff8c5b8931ca9d29fd5924094}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68b4fd5777cde2b22d85304c45f03b6a}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcdd5641abfdd2191549d1110b923e21}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076a4bf231bd106bd9729550f4bc8054}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95eaefeeb5d8c2fde41d365624bc8beb}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076a4bf231bd106bd9729550f4bc8054}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aec688eb7a79766e0abcc018e0d6027}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95eaefeeb5d8c2fde41d365624bc8beb}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e31f7e0685171eb81b062b4c78534fb}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed8d5016395822b5d4926ace219bf14}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e31f7e0685171eb81b062b4c78534fb}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf492daa47350c509fd1701ad30cd3114}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed8d5016395822b5d4926ace219bf14}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f93614b5d4aeba874620b135cfcfb7}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd41d3dc846b5e1d10a661de877940d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f93614b5d4aeba874620b135cfcfb7}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e80e98ce2fdbc3e17dee6b9a22d19d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd41d3dc846b5e1d10a661de877940d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5309cb9b0b0bcf8550973c1ef836b5}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4782dff896f7c17fbd1ae9e344d936f7}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5309cb9b0b0bcf8550973c1ef836b5}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58b30834a3a29f7602fc7c6f65bd8a55}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4782dff896f7c17fbd1ae9e344d936f7}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5913f3840b7374e3658a73e3e0dbc1b}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae600ee29e9a27d35d6c2673fd8997371}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5913f3840b7374e3658a73e3e0dbc1b}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca1645d27dda7ceaa9926ab8930cebb7}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae600ee29e9a27d35d6c2673fd8997371}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a31fe9dc711a4938f6c26a2f8e38ff}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84707f9c124945b866140079a5b588df}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a31fe9dc711a4938f6c26a2f8e38ff}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd9cbdc607f5df82c6f6631926f54bf8}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84707f9c124945b866140079a5b588df}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fb5a6d62ac001b7f789e7c6150e07de}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05aca5286846815b056243a7fdd96b74}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fb5a6d62ac001b7f789e7c6150e07de}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcbc3521d333c2d73eccd3ea1bdfedb3}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05aca5286846815b056243a7fdd96b74}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0474dc2997795d1e9e3dabcf9620001e}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffcb733d5bc9da31463a17b58d052930}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0474dc2997795d1e9e3dabcf9620001e}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261c95032efd04db6148ef8244a6996c}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffcb733d5bc9da31463a17b58d052930}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dab1d0f4f1b4ae7da501354d0c2d0f3}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61f20aa53d7276de64ddce1359a674be}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dab1d0f4f1b4ae7da501354d0c2d0f3}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d295d4ff708a3f7c77854da5ce47e1e}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61f20aa53d7276de64ddce1359a674be}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ffb969bf8b8ca49f705b4555a56712c}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd4b531f9359a4254b8a78c999e97658}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ffb969bf8b8ca49f705b4555a56712c}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbdb922c22496c7560682978247b03d5}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd4b531f9359a4254b8a78c999e97658}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab36f08d8e0447ce78b30f01cefc15f2d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3abd6a0cd8aa71f1d2cff46ee518ab8f}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab36f08d8e0447ce78b30f01cefc15f2d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1084fae64758755a85d0857fb6568298}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3abd6a0cd8aa71f1d2cff46ee518ab8f}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9045c1493f5125912df82f5be2ca596}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227cdddaad9901a858b3b425d2181d3b}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9045c1493f5125912df82f5be2ca596}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85767ef84c7802e4c84ef610e0b3b585}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227cdddaad9901a858b3b425d2181d3b}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16149bec28fe7de54163e962886a481}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46ddb62d93b979a25627671b664a043d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16149bec28fe7de54163e962886a481}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c566cb331b30cd18db6d4c287ea8eed}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46ddb62d93b979a25627671b664a043d}{HSEM\+\_\+\+C2\+MISR\+\_\+\+MISF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac316369855a038148e9f3b72a34ef8}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafd882ae1f575c1110d54a1f61d41e8a}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac316369855a038148e9f3b72a34ef8}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7ad1d0be17e3105f38c939d20b9d38e}{HSEM\+\_\+\+CR\+\_\+\+COREID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafd882ae1f575c1110d54a1f61d41e8a}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84013a4b1ad9e4d17afd0c3337cae3dd}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+CPU1}}~(0x4U $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac316369855a038148e9f3b72a34ef8}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3938bf3c50301fcbb1f696fccba543bd}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+CPU2}}~(0x8U $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac316369855a038148e9f3b72a34ef8}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a4deb704d1b07abaead7edc3f9c2aaf}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+CURRENT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84013a4b1ad9e4d17afd0c3337cae3dd}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+CPU1}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5550f912145ad37eeedf031bff97f75f}{HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a98e889022c170e65c9b98b1648310d}{HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5550f912145ad37eeedf031bff97f75f}{HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8d7ce884a464ad3b7afa484f6042a29}{HSEM\+\_\+\+CR\+\_\+\+KEY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a98e889022c170e65c9b98b1648310d}{HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39d0c7e07f24dbfd04f7a9f447cc9e2}{HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c0c95beff593322882c601d6d2495a}{HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39d0c7e07f24dbfd04f7a9f447cc9e2}{HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7c19a443bd3ad1018ae81494eff3d2f}{HSEM\+\_\+\+KEYR\+\_\+\+KEY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c0c95beff593322882c601d6d2495a}{HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d96519286df2536fc52f0736338ff2}{PKA\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac952682bda0210067643ce3b880209b1}{PKA\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d96519286df2536fc52f0736338ff2}{PKA\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15521f1fc2fcd84219548c49efb3f037}{PKA\+\_\+\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac952682bda0210067643ce3b880209b1}{PKA\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92c7d3b52f2432f8975a470f26ab39bb}{PKA\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf07d17b653e58f7aa51867e5b8b35540}{PKA\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92c7d3b52f2432f8975a470f26ab39bb}{PKA\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e393656168e86509036869c8e57bbac}{PKA\+\_\+\+CR\+\_\+\+START}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf07d17b653e58f7aa51867e5b8b35540}{PKA\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e6bcc0c722f215b5d3dde7baad41c6}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2883fc8a5241d75e48b7ddd2cb0a7e65}{PKA\+\_\+\+CR\+\_\+\+MODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e6bcc0c722f215b5d3dde7baad41c6}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3831dfd209afb8dfdc3679b54ea1209}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d343f93f529275f071529561422d597}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10ff19700e3a9d1e243290930e49b7d9}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeefddabbba25f08ff304754b137bab0d}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d5f7035ae28c7388e6fc221815c5eed}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga522bebb8617600d24114ef1c34a49f7d}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{PKA\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9259ec38e9202770e8008d017e5e6c}{PKA\+\_\+\+CR\+\_\+\+PROCENDIE\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88150b14a258c22d3242254899d2762c}{PKA\+\_\+\+CR\+\_\+\+PROCENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9259ec38e9202770e8008d017e5e6c}{PKA\+\_\+\+CR\+\_\+\+PROCENDIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaddd06c7df4b80a0b0936bb1b2ca4dc}{PKA\+\_\+\+CR\+\_\+\+PROCENDIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88150b14a258c22d3242254899d2762c}{PKA\+\_\+\+CR\+\_\+\+PROCENDIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ef4c74b8add67333369159668850ea9}{PKA\+\_\+\+CR\+\_\+\+RAMERRIE\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0412b75d229707f0563fbcba5ff6a5b}{PKA\+\_\+\+CR\+\_\+\+RAMERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ef4c74b8add67333369159668850ea9}{PKA\+\_\+\+CR\+\_\+\+RAMERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8482bc1fe5b90816838d6118580821c3}{PKA\+\_\+\+CR\+\_\+\+RAMERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0412b75d229707f0563fbcba5ff6a5b}{PKA\+\_\+\+CR\+\_\+\+RAMERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c843905ae4c6f6ebb7e74728c2fe1b}{PKA\+\_\+\+CR\+\_\+\+ADDRERRIE\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a6cf644d56bf502b0d756e9c4d51eb2}{PKA\+\_\+\+CR\+\_\+\+ADDRERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c843905ae4c6f6ebb7e74728c2fe1b}{PKA\+\_\+\+CR\+\_\+\+ADDRERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga454893b0cab73a1c2dbe18a620bf575b}{PKA\+\_\+\+CR\+\_\+\+ADDRERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a6cf644d56bf502b0d756e9c4d51eb2}{PKA\+\_\+\+CR\+\_\+\+ADDRERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeadf09a38e611d9e254a155c372af00a}{PKA\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcd2e932ccce42ea892154be5e05d73f}{PKA\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeadf09a38e611d9e254a155c372af00a}{PKA\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89944cf3f9f11247b46e03cd831d85f5}{PKA\+\_\+\+SR\+\_\+\+BUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcd2e932ccce42ea892154be5e05d73f}{PKA\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfa3a86eaae9bd33f222a371779d202c}{PKA\+\_\+\+SR\+\_\+\+PROCENDF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab696fde12ceed11a6e1fe0d4d409f67e}{PKA\+\_\+\+SR\+\_\+\+PROCENDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfa3a86eaae9bd33f222a371779d202c}{PKA\+\_\+\+SR\+\_\+\+PROCENDF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16771b96f95f21b00da80ea12644375}{PKA\+\_\+\+SR\+\_\+\+PROCENDF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab696fde12ceed11a6e1fe0d4d409f67e}{PKA\+\_\+\+SR\+\_\+\+PROCENDF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2276fcc1059551c0d39adf0dd1a08e6d}{PKA\+\_\+\+SR\+\_\+\+RAMERRF\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e738dfe222f682be915be4e88281cb}{PKA\+\_\+\+SR\+\_\+\+RAMERRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2276fcc1059551c0d39adf0dd1a08e6d}{PKA\+\_\+\+SR\+\_\+\+RAMERRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fd80e21bb3aa47942a6949ca4495e12}{PKA\+\_\+\+SR\+\_\+\+RAMERRF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e738dfe222f682be915be4e88281cb}{PKA\+\_\+\+SR\+\_\+\+RAMERRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba65bc4a9ef5c74c314f0b009f2f7566}{PKA\+\_\+\+SR\+\_\+\+ADDRERRF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c744b4edc55a6cb273abf69185d4165}{PKA\+\_\+\+SR\+\_\+\+ADDRERRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba65bc4a9ef5c74c314f0b009f2f7566}{PKA\+\_\+\+SR\+\_\+\+ADDRERRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga770fa21cc8f4ecde6c5fcd5f81684d8a}{PKA\+\_\+\+SR\+\_\+\+ADDRERRF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c744b4edc55a6cb273abf69185d4165}{PKA\+\_\+\+SR\+\_\+\+ADDRERRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546940972d6fd0d8f3bf9ba4cede844e}{PKA\+\_\+\+CLRFR\+\_\+\+PROCENDFC\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf678dcbf87a9a3016a2aa88cbbd1555b}{PKA\+\_\+\+CLRFR\+\_\+\+PROCENDFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546940972d6fd0d8f3bf9ba4cede844e}{PKA\+\_\+\+CLRFR\+\_\+\+PROCENDFC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad28e0aff9436a7f076a7bbad9d52be81}{PKA\+\_\+\+CLRFR\+\_\+\+PROCENDFC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf678dcbf87a9a3016a2aa88cbbd1555b}{PKA\+\_\+\+CLRFR\+\_\+\+PROCENDFC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38fb83e00dd79eabb84d973e0154114}{PKA\+\_\+\+CLRFR\+\_\+\+RAMERRFC\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c192960f49054de151a64a11ccbac66}{PKA\+\_\+\+CLRFR\+\_\+\+RAMERRFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38fb83e00dd79eabb84d973e0154114}{PKA\+\_\+\+CLRFR\+\_\+\+RAMERRFC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cfed3ce9864726141302aa1f813b82b}{PKA\+\_\+\+CLRFR\+\_\+\+RAMERRFC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c192960f49054de151a64a11ccbac66}{PKA\+\_\+\+CLRFR\+\_\+\+RAMERRFC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5556659477589ee0dbe0017a0b062de2}{PKA\+\_\+\+CLRFR\+\_\+\+ADDRERRFC\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dde984e5e0b64352c2153cbba6b6ac1}{PKA\+\_\+\+CLRFR\+\_\+\+ADDRERRFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5556659477589ee0dbe0017a0b062de2}{PKA\+\_\+\+CLRFR\+\_\+\+ADDRERRFC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c2cc5ac04619b50c4f3a4513e5f195}{PKA\+\_\+\+CLRFR\+\_\+\+ADDRERRFC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dde984e5e0b64352c2153cbba6b6ac1}{PKA\+\_\+\+CLRFR\+\_\+\+ADDRERRFC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}}~0x400U
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga096ad5a8f973d15bda1476e6ad10d824}{PKA\+\_\+\+MONTGOMERY\+\_\+\+PARAM\+\_\+\+IN\+\_\+\+MOD\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac89d9020fec46519248d41e2c41a91e6}{PKA\+\_\+\+MONTGOMERY\+\_\+\+PARAM\+\_\+\+IN\+\_\+\+MODULUS}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa743850a12a2210f11d2261b30c4ee6e}{PKA\+\_\+\+MONTGOMERY\+\_\+\+PARAM\+\_\+\+OUT\+\_\+\+PARAMETER}}~((0x594U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3754e55970e5e4f5f60f581469393894}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+IN\+\_\+\+EXP\+\_\+\+NB\+\_\+\+BITS}}~((0x400U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7287befbd3fd6d6315960ecab796540}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+IN\+\_\+\+OP\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad34f32befbae0ab7d57715b077a92bb6}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+IN\+\_\+\+MONTGOMERY\+\_\+\+PARAM}}~((0x594U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc1359dd5f3cbc62e8d3953a8f46b9ac}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+IN\+\_\+\+EXPONENT\+\_\+\+BASE}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7d7cfa165528a8adf69029dfdbcef35}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+IN\+\_\+\+EXPONENT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dd47482353f900d4d68a118d32873a0}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+IN\+\_\+\+MODULUS}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b44701ba41a081d2e87df2e503bab0a}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+OUT\+\_\+\+MONTGOMERY\+\_\+\+PARAM}}~((0x594U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfae7803a82ded573701cac8807487e1}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+OUT\+\_\+\+SM\+\_\+\+ALGO\+\_\+\+ACC1}}~((0x724U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad00ff6a049ce32962492e67ef03db477}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+OUT\+\_\+\+SM\+\_\+\+ALGO\+\_\+\+ACC2}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9499ee17953254850edff7fc37818c86}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+OUT\+\_\+\+EXPONENT\+\_\+\+BASE}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae785c73b34ab16ceced2952838ccc874}{PKA\+\_\+\+MODULAR\+\_\+\+EXP\+\_\+\+OUT\+\_\+\+SM\+\_\+\+ALGO\+\_\+\+ACC3}}~((0x\+E3\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76a5461ccf1cef5e81e928dd6be9f027}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+EXP\+\_\+\+NB\+\_\+\+BITS}}~((0x400U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91bd35e25aa19e6c5b4e3c66233e0f57}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+OP\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7284a1922b71ad076ff68243bea75713}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF\+\_\+\+SIGN}}~((0x408U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76f095bd47082ca7c8d680221703526a}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF}}~((0x40\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5adbbc672b362e0db68f0ea95814c5f9}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+MOD\+\_\+\+GF}}~((0x460U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73993bfbfba6fe36007fb05e72c1495}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+MONTGOMERY\+\_\+\+PARAM}}~((0x4\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67adf8be9d2210c8721b9060120ad5fa}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+K}}~((0x508U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2234a3f5926ebfff93886f911964abe2}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+X}}~((0x55\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b57b1f1065c9b8c2dc1eabbb89f6e1d}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+Y}}~((0x5\+B0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7def94123ff7cd32b103bf6c69d82178}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+RESULT\+\_\+X}}~((0x55\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13580f2bb55b19131c23ea4a4f9e34e9}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+RESULT\+\_\+Y}}~((0x5\+B0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e23251e61a46f2baa38d63f94c1088b}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+LAST\+\_\+\+DOUBLE\+\_\+\+X1}}~((0x\+DE8U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf9f6d55886320f2d605870bc9133d8e}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+LAST\+\_\+\+DOUBLE\+\_\+\+Y1}}~((0x\+E3\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f55774da291e146da7519ee8ade8518}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+LAST\+\_\+\+DOUBLE\+\_\+\+Z1}}~((0x\+E90U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga138a46085c13734a20c37010e9f127f2}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+CHECK\+\_\+\+POINT\+\_\+\+X2}}~((0x\+EE4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8af99f6bf80d0b77aceda5617c77e63}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+CHECK\+\_\+\+POINT\+\_\+\+Y2}}~((0x\+F38U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77c05a2863d0647cee657c034a99ad20}{PKA\+\_\+\+ECC\+\_\+\+SCALAR\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+CHECK\+\_\+\+POINT\+\_\+\+Z2}}~((0x\+F8\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8675f6d126879b77758e811d815d4b5}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+MOD\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga025e6625aed29054fe7297142db5d4eb}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF\+\_\+\+SIGN}}~((0x408U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e0c8e0a549ade467b1a3bcb898d5845}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF}}~((0x40\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb06f19a415250c28c0a173736f61ea4}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+B\+\_\+\+COEFF}}~((0x7\+FCU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59587e7e81a4e3385369925fc080cd45}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+MOD\+\_\+\+GF}}~((0x460U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafed856bd8034fa10b5efadf505d8c3d6}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+X}}~((0x55\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7fbeccf30b9e5014967f1f1add6c873}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+Y}}~((0x5\+B0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae785544431aa878cbe82a70aafe88cae}{PKA\+\_\+\+POINT\+\_\+\+CHECK\+\_\+\+OUT\+\_\+\+ERROR}}~((0x400U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f5e2a1110fa72b90e4d1d8b9c47e6c0}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+ORDER\+\_\+\+NB\+\_\+\+BITS}}~((0x400U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63a6b835661cb7fe16d4a77c02ad39ec}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+MOD\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aca6a678e7ba1465bfcd47a67ca1562}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF\+\_\+\+SIGN}}~((0x408U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb38a4e6dcbd9223e098643a0d16c4c9}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF}}~((0x40\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76e9020be6c5bfd45035bfc803227bd1}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+MOD\+\_\+\+GF}}~((0x460U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98c6ed08b349289c15f2700afbf1223}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+K}}~((0x508U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905e858dae700aa2877a6377c02ad490}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+X}}~((0x55\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad560f5a5311d016fe1c5d745a7e544b1}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+Y}}~((0x5\+B0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga540dd18e44d8414733c1ff1b0df03f42}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+HASH\+\_\+E}}~((0x\+DE8U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2ccae5c6e3e0f633424731b2adf9e5d}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+PRIVATE\+\_\+\+KEY\+\_\+D}}~((0x\+E3\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d7826636dd0eda325d406164315833}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+IN\+\_\+\+ORDER\+\_\+N}}~((0x\+E94U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72c71c055ab4faec80a114dbd02911a6}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+OUT\+\_\+\+ERROR}}~((0x\+EE8U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef60b1aa0b34302b7a8564b3d2c714bb}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+OUT\+\_\+\+SIGNATURE\+\_\+R}}~((0x700U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b06a2ff35153dbe7607aee5bfaf510d}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+OUT\+\_\+\+SIGNATURE\+\_\+S}}~((0x754U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac984b8ece039e955c5a03a072ee9cc78}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+OUT\+\_\+\+FINAL\+\_\+\+POINT\+\_\+X}}~((0x103\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee96e6a6acab813220141b36cb229fd}{PKA\+\_\+\+ECDSA\+\_\+\+SIGN\+\_\+\+OUT\+\_\+\+FINAL\+\_\+\+POINT\+\_\+Y}}~((0x1090U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab15fc5e0227ea09fd788003081710fe0}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+ORDER\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5473971a2cd9755b1e70898aec61ce51}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+MOD\+\_\+\+NB\+\_\+\+BITS}}~((0x4\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga504e9b9d298523ead42d577539d37222}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF\+\_\+\+SIGN}}~((0x45\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914fd39471b36741381ae38891dd53be}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+A\+\_\+\+COEFF}}~((0x460U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91354f3f785ae08d2c963ff065102bbb}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+MOD\+\_\+\+GF}}~((0x4\+B8U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace6458497c80ec381f67de75529ad9b3}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+X}}~((0x5\+E8U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1096ad7f516f11144e4dd4fa8dd6a77c}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+INITIAL\+\_\+\+POINT\+\_\+Y}}~((0x63\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9622d101c3d7b567cf00889f2a81114}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+PUBLIC\+\_\+\+KEY\+\_\+\+POINT\+\_\+X}}~((0x\+F40U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeecc1c77047553b87476f0f5dbbeb7c1}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+PUBLIC\+\_\+\+KEY\+\_\+\+POINT\+\_\+Y}}~((0x\+F94U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41dd329cfb6759d317b6f472c5da96f6}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+SIGNATURE\+\_\+R}}~((0x1098U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5002afaca75ad3982d0dbbbaefc1a2e}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+SIGNATURE\+\_\+S}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7937e8b2fae7bb4114fd04c4dfbec8}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+HASH\+\_\+E}}~((0x\+FE8U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga767e89516d6a04a1bc26090b7d36a2c6}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+IN\+\_\+\+ORDER\+\_\+N}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c12454a100cece59dcab76dbbebbecc}{PKA\+\_\+\+ECDSA\+\_\+\+VERIF\+\_\+\+OUT\+\_\+\+RESULT}}~((0x5\+B0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff75c41ee3d7fd23ac073e8ab362057}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+MOD\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae977de8d55798a8bc9bbec606668f2c9}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+DP\+\_\+\+CRT}}~((0x65\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc633ca462416813998f739d9f61c5f8}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+DQ\+\_\+\+CRT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e2e4d3ca8d0f2e18ca73b804699950}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+QINV\+\_\+\+CRT}}~((0x7\+ECU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adf26cbea03cffcfed0ac9628192695}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+PRIME\+\_\+P}}~((0x97\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0770b7cc2bbf9006fcef45322c6f1668}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+PRIME\+\_\+Q}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5a1b307ee841e10ddf17f65f287eff}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+IN\+\_\+\+EXPONENT\+\_\+\+BASE}}~((0x\+EECU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac084e0064473e7810d11e3982af280c9}{PKA\+\_\+\+RSA\+\_\+\+CRT\+\_\+\+EXP\+\_\+\+OUT\+\_\+\+RESULT}}~((0x724U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecedf22a058daa9f980695602a8acbf5}{PKA\+\_\+\+MODULAR\+\_\+\+REDUC\+\_\+\+IN\+\_\+\+OP\+\_\+\+LENGTH}}~((0x400U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d352587272188b235992ff2184b2e6e}{PKA\+\_\+\+MODULAR\+\_\+\+REDUC\+\_\+\+IN\+\_\+\+OPERAND}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa133ae75287f4986cac7751781993350}{PKA\+\_\+\+MODULAR\+\_\+\+REDUC\+\_\+\+IN\+\_\+\+MOD\+\_\+\+LENGTH}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d58be408e501f05c19eb0ffc0ced10a}{PKA\+\_\+\+MODULAR\+\_\+\+REDUC\+\_\+\+IN\+\_\+\+MODULUS}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69fda9b752c4761043ae1d82e24958f}{PKA\+\_\+\+MODULAR\+\_\+\+REDUC\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f52d5ec720aaac1bb30582b09e414b9}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ADD\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf272edd1f7a44971485e0511ce9a69b5}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ADD\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c7ba68275762f35a77b1c4cd5e5eb74}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ADD\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefa0696630d3d8bf5b3974c71e6be161}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ADD\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2e478041c23be18abe3158be37065f1}{PKA\+\_\+\+ARITHMETIC\+\_\+\+SUB\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29247f69d1d7112882f4828526038e6c}{PKA\+\_\+\+ARITHMETIC\+\_\+\+SUB\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19734e71194473aa1c50c3664f8f851}{PKA\+\_\+\+ARITHMETIC\+\_\+\+SUB\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dea01f831085aeb963128e223e5ff37}{PKA\+\_\+\+ARITHMETIC\+\_\+\+SUB\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c93632f5d8d60fe199909963e42b786}{PKA\+\_\+\+ARITHMETIC\+\_\+\+MUL\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6f325a75bf57d64d837fd6f6e82bdcc}{PKA\+\_\+\+ARITHMETIC\+\_\+\+MUL\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9c4a9feb0013bafac4d91a0ed3ce2fb}{PKA\+\_\+\+ARITHMETIC\+\_\+\+MUL\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81443eab5926f0821868352eba22ab10}{PKA\+\_\+\+ARITHMETIC\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5316991fd162d9fe1995817755d9a82}{PKA\+\_\+\+COMPARISON\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136f72373e416a57b6ea8d80bc687028}{PKA\+\_\+\+COMPARISON\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7845e6410e95ab4c813437d57008e27d}{PKA\+\_\+\+COMPARISON\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga673f5c3e3e6fe436b96805168bcf94d5}{PKA\+\_\+\+COMPARISON\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160f18684f62df52373eeffad0a79cd5}{PKA\+\_\+\+MODULAR\+\_\+\+ADD\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66dd4981b456a4a5a51103cc7de5b8b7}{PKA\+\_\+\+MODULAR\+\_\+\+ADD\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7feb48f57cd6c4acf801402dc1c5a94}{PKA\+\_\+\+MODULAR\+\_\+\+ADD\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b46ae6f4cb95b4f00ea5809ab03fa72}{PKA\+\_\+\+MODULAR\+\_\+\+ADD\+\_\+\+IN\+\_\+\+OP3\+\_\+\+MOD}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad575eea30c3ec2407d60cf7c4ac7b724}{PKA\+\_\+\+MODULAR\+\_\+\+ADD\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44512b9aa08872790a15c7f9d30521a4}{PKA\+\_\+\+MODULAR\+\_\+\+INV\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f7a92a9a15c49a969fba6a6476ac59}{PKA\+\_\+\+MODULAR\+\_\+\+INV\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a10be75aa5cabe7abb7e11e5c578637}{PKA\+\_\+\+MODULAR\+\_\+\+INV\+\_\+\+IN\+\_\+\+OP2\+\_\+\+MOD}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6828f2e421eb250dcd58fb456572feb7}{PKA\+\_\+\+MODULAR\+\_\+\+INV\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa36d784fb4e42cfa3e41a6a8372a798f}{PKA\+\_\+\+MODULAR\+\_\+\+SUB\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ba3d7fdba806f3bcfc5c64b90912794}{PKA\+\_\+\+MODULAR\+\_\+\+SUB\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga979c67ef5e6bcb9d34b60ab28b70cc14}{PKA\+\_\+\+MODULAR\+\_\+\+SUB\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5260660e3daa7f3fcba3341ce7ae472}{PKA\+\_\+\+MODULAR\+\_\+\+SUB\+\_\+\+IN\+\_\+\+OP3\+\_\+\+MOD}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3faa26a98b74023d1b9fe156d1bb79}{PKA\+\_\+\+MODULAR\+\_\+\+SUB\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga464316d335ebbbc948a1e15c3b054875}{PKA\+\_\+\+MONTGOMERY\+\_\+\+MUL\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae58fd5665c3e26d2818851475453c3}{PKA\+\_\+\+MONTGOMERY\+\_\+\+MUL\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50c1002f18b9a75a52d5e63385ddd635}{PKA\+\_\+\+MONTGOMERY\+\_\+\+MUL\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b40616662a3b9d59cf96297410ebd15}{PKA\+\_\+\+MONTGOMERY\+\_\+\+MUL\+\_\+\+IN\+\_\+\+OP3\+\_\+\+MOD}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d36e9ca92587b2866d6f348cb621161}{PKA\+\_\+\+MONTGOMERY\+\_\+\+MUL\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga611a38a82cb949a5c7fad29b77f5fe72}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ALL\+\_\+\+OPS\+\_\+\+NB\+\_\+\+BITS}}~((0x404U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3af24fa2da8b6f3cc04a4f5fe66c51b}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ALL\+\_\+\+OPS\+\_\+\+IN\+\_\+\+OP1}}~((0x8\+B4U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga032711d2020c13cdc537bad78c84bedd}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ALL\+\_\+\+OPS\+\_\+\+IN\+\_\+\+OP2}}~((0x\+A44U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae30da87bef17994297b3a7a01271f4c2}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ALL\+\_\+\+OPS\+\_\+\+IN\+\_\+\+OP3}}~((0x\+D5\+CU -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1fb1cd6129bbc241ab0a4a2fdd85306}{PKA\+\_\+\+ARITHMETIC\+\_\+\+ALL\+\_\+\+OPS\+\_\+\+OUT\+\_\+\+RESULT}}~((0x\+BD0U -\/ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{PKA\+\_\+\+RAM\+\_\+\+OFFSET}})$>$$>$2)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf533ae177088e3bea24206d65fdb8989}{PWR\+\_\+\+CR1\+\_\+\+LPMS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c03dcac3c3875675552229e02b9840a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ad0197eed40b1574ee7ee32b6e88d0}{PWR\+\_\+\+CR1\+\_\+\+SUBGHZSPINSSSEL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46eeb2e509d8b0c62d26173e99edfeaf}{PWR\+\_\+\+CR1\+\_\+\+SUBGHZSPINSSSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ad0197eed40b1574ee7ee32b6e88d0}{PWR\+\_\+\+CR1\+\_\+\+SUBGHZSPINSSSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96179eab3b100e0220155fe13e95e077}{PWR\+\_\+\+CR1\+\_\+\+SUBGHZSPINSSSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46eeb2e509d8b0c62d26173e99edfeaf}{PWR\+\_\+\+CR1\+\_\+\+SUBGHZSPINSSSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae416982a3d77d3cce166ac47416677}{PWR\+\_\+\+CR1\+\_\+\+FPDR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5f534fe6ee6eea8c262b3f1c4270ab3}{PWR\+\_\+\+CR1\+\_\+\+FPDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae416982a3d77d3cce166ac47416677}{PWR\+\_\+\+CR1\+\_\+\+FPDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9eef6d61446a71341488348cbe71414}{PWR\+\_\+\+CR1\+\_\+\+FPDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5f534fe6ee6eea8c262b3f1c4270ab3}{PWR\+\_\+\+CR1\+\_\+\+FPDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4064f08d7d49fb21263bd2914bdb60e1}{PWR\+\_\+\+CR1\+\_\+\+FPDS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5d9c30c7310ffee7ee5b9b3d4cd14c}{PWR\+\_\+\+CR1\+\_\+\+FPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4064f08d7d49fb21263bd2914bdb60e1}{PWR\+\_\+\+CR1\+\_\+\+FPDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07c7e0a09cbe9b8effd90818a2ee5241}{PWR\+\_\+\+CR1\+\_\+\+FPDS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5d9c30c7310ffee7ee5b9b3d4cd14c}{PWR\+\_\+\+CR1\+\_\+\+FPDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b070d9d7df497c35ed02b9d2899e15}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b070d9d7df497c35ed02b9d2899e15}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\+\_\+\+CR1\+\_\+\+DBP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0de060b7b7fbbb12926c28cf5252c61}{PWR\+\_\+\+CR1\+\_\+\+VOS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacc72946b4e421a4279cd7340f3135db}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad918ead196f1fdbda61c14be28f98104}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad918ead196f1fdbda61c14be28f98104}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\+\_\+\+CR1\+\_\+\+LPR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5e64caa34c8a4094e063f4ae24873d8}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace8d26c78f270844dbe4d7136d7379b4}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5e64caa34c8a4094e063f4ae24873d8}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\+\_\+\+CR2\+\_\+\+PVDE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace8d26c78f270844dbe4d7136d7379b4}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c6487062efcec011109f40e1fd98f9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad8d978a187bb09239f2208baa0416a3}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c6487062efcec011109f40e1fd98f9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4b697d94b29f811dca702a8dfcd8266}{PWR\+\_\+\+CR2\+\_\+\+PLS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad8d978a187bb09239f2208baa0416a3}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c6487062efcec011109f40e1fd98f9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c6487062efcec011109f40e1fd98f9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c6487062efcec011109f40e1fd98f9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5daa79f32e44553d7e51fd48a12259c9}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5daa79f32e44553d7e51fd48a12259c9}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80af65fcb8afdaf6bbe6c2effabbac8c}{PWR\+\_\+\+CR2\+\_\+\+PVME3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga890ace99c336a6bda3cd380196bb0ede}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}~(0x07\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga890ace99c336a6bda3cd380196bb0ede}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd81a36df9d6c650511a6b4670707748}{PWR\+\_\+\+CR3\+\_\+\+EWUP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6952288a8b9e11a8d68020f85d7d7e0}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6952288a8b9e11a8d68020f85d7d7e0}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga642500c0148b4468dac29efd8a5d6de4}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga642500c0148b4468dac29efd8a5d6de4}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60a7ce9fdfc3bb70495d7bb59684f6b7}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5267c22e9f610ffc0173a8e22a296728}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60a7ce9fdfc3bb70495d7bb59684f6b7}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5267c22e9f610ffc0173a8e22a296728}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20bb903b9b3292f0a61a7c7a8e712e06}{PWR\+\_\+\+CR3\+\_\+\+ULPEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a15575d657c904509cee7865926aca8}{PWR\+\_\+\+CR3\+\_\+\+ULPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20bb903b9b3292f0a61a7c7a8e712e06}{PWR\+\_\+\+CR3\+\_\+\+ULPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433fdb140106531e289704c17ee1971d}{PWR\+\_\+\+CR3\+\_\+\+ULPEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a15575d657c904509cee7865926aca8}{PWR\+\_\+\+CR3\+\_\+\+ULPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0fabd8f67046e0f79ac676cc689c07}{PWR\+\_\+\+CR3\+\_\+\+EWPVD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31ffdab0bde14d5cdc6e715e158a3644}{PWR\+\_\+\+CR3\+\_\+\+EWPVD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0fabd8f67046e0f79ac676cc689c07}{PWR\+\_\+\+CR3\+\_\+\+EWPVD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a89fd06de0cab48b397911aa6486295}{PWR\+\_\+\+CR3\+\_\+\+EWPVD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31ffdab0bde14d5cdc6e715e158a3644}{PWR\+\_\+\+CR3\+\_\+\+EWPVD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3b1c3d31c4c04a77dfc5e515fd528dd}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0c446f9b9c946e08323166f8cd66feb}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3b1c3d31c4c04a77dfc5e515fd528dd}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\+\_\+\+CR3\+\_\+\+RRS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0c446f9b9c946e08323166f8cd66feb}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae56200c1289b3c1cc1d03da5044e7a29}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae56200c1289b3c1cc1d03da5044e7a29}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\+\_\+\+CR3\+\_\+\+APC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1877b662c9961fc17b0f4ea7b7535142}{PWR\+\_\+\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e9ba22342b7462eb5f25df95d7bb44b}{PWR\+\_\+\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1877b662c9961fc17b0f4ea7b7535142}{PWR\+\_\+\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f77953264f982964b00f0d9e3ae02f9}{PWR\+\_\+\+CR3\+\_\+\+EWRFBUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e9ba22342b7462eb5f25df95d7bb44b}{PWR\+\_\+\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e08b344172b5bac4fd88c62a3a8c4f7}{PWR\+\_\+\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d819cb17764f1a56ed8853698a4aade}{PWR\+\_\+\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e08b344172b5bac4fd88c62a3a8c4f7}{PWR\+\_\+\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1d40badb1307f58508af771580a5939}{PWR\+\_\+\+CR3\+\_\+\+EWRFIRQ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d819cb17764f1a56ed8853698a4aade}{PWR\+\_\+\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6cad30e6d30c0717370be296c29c479}{PWR\+\_\+\+CR3\+\_\+\+EC2\+H\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e5faf7e0cdec1ce3bc24418df93284}{PWR\+\_\+\+CR3\+\_\+\+EC2\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6cad30e6d30c0717370be296c29c479}{PWR\+\_\+\+CR3\+\_\+\+EC2\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7d79d75450ca0651d48d21716ed74e8}{PWR\+\_\+\+CR3\+\_\+\+EC2H}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e5faf7e0cdec1ce3bc24418df93284}{PWR\+\_\+\+CR3\+\_\+\+EC2\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c450cb7044cbd43a5c8395181ddf3a5}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c450cb7044cbd43a5c8395181ddf3a5}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f500918c09da1102b73a7811099648}{PWR\+\_\+\+CR3\+\_\+\+EIWUL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ccef4fb045f216770cdd6547455db6}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ccef4fb045f216770cdd6547455db6}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab45efe04603fc8ebf3ed405a7770c7a2}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab45efe04603fc8ebf3ed405a7770c7a2}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f19564c3b49154ac110ac5db873483}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga689e4bad5f1bc94a3cda907c478a9acf}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f19564c3b49154ac110ac5db873483}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{PWR\+\_\+\+CR4\+\_\+\+WP3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga689e4bad5f1bc94a3cda907c478a9acf}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bdb878d60aa061592943740181c5ad7}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bdb878d60aa061592943740181c5ad7}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cb65a447514614845b72f00250728cb}{PWR\+\_\+\+CR4\+\_\+\+VBE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47819ae9a8182e84df37f212f0b9b301}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47819ae9a8182e84df37f212f0b9b301}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\+\_\+\+CR4\+\_\+\+VBRS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d7414fedbf1113716c20367cfc6703}{PWR\+\_\+\+CR4\+\_\+\+WRFBUSYP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7e26b5b6540eb61720b43e5a0b47e17}{PWR\+\_\+\+CR4\+\_\+\+WRFBUSYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d7414fedbf1113716c20367cfc6703}{PWR\+\_\+\+CR4\+\_\+\+WRFBUSYP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecb45e6a22ba24f145c886e893d0cdd4}{PWR\+\_\+\+CR4\+\_\+\+WRFBUSYP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7e26b5b6540eb61720b43e5a0b47e17}{PWR\+\_\+\+CR4\+\_\+\+WRFBUSYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797508dbda348d95328f6425047a5239}{PWR\+\_\+\+CR4\+\_\+\+C2\+BOOT\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada7d91a2e5aa5ae89bb93842c825c6b1}{PWR\+\_\+\+CR4\+\_\+\+C2\+BOOT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797508dbda348d95328f6425047a5239}{PWR\+\_\+\+CR4\+\_\+\+C2\+BOOT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga402e57ca13b8b25ef4e416a75c29c78b}{PWR\+\_\+\+CR4\+\_\+\+C2\+BOOT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada7d91a2e5aa5ae89bb93842c825c6b1}{PWR\+\_\+\+CR4\+\_\+\+C2\+BOOT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e71753df13cbe45a682782dd52d7188}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e71753df13cbe45a682782dd52d7188}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\+\_\+\+SR1\+\_\+\+WUF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\+\_\+\+SR1\+\_\+\+WUF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga848c1f7ed3fc5a18315fb48944fcc096}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ee47e810678a998df7b130c61c76dc6}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga848c1f7ed3fc5a18315fb48944fcc096}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ff45092647d089b93361f5cbaf6b1a1}{PWR\+\_\+\+SR1\+\_\+\+WUF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ee47e810678a998df7b130c61c76dc6}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad437f61dfc852f21b3bbd440077e8e93}{PWR\+\_\+\+SR1\+\_\+\+WPVDF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab831f965d7dc837dfdcac937edd4f3da}{PWR\+\_\+\+SR1\+\_\+\+WPVDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad437f61dfc852f21b3bbd440077e8e93}{PWR\+\_\+\+SR1\+\_\+\+WPVDF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab43e8b42681166c667995b6141dec874}{PWR\+\_\+\+SR1\+\_\+\+WPVDF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab831f965d7dc837dfdcac937edd4f3da}{PWR\+\_\+\+SR1\+\_\+\+WPVDF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4a4fafb2dd0331c0c513ec173743d3}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac612be887e60b11c760603648abb6239}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4a4fafb2dd0331c0c513ec173743d3}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1de98ac793b0fdaea47fa69362bc695}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac612be887e60b11c760603648abb6239}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga004bb090c39affe15cf9aa0a400b651e}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35a019f4c94b0f3b657923f2de75b605}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga004bb090c39affe15cf9aa0a400b651e}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababaec818e240486bb63352f4f43c2da}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35a019f4c94b0f3b657923f2de75b605}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17e157e6252e1503b6c6bb528c8776e}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17e157e6252e1503b6c6bb528c8776e}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\+\_\+\+SR1\+\_\+\+WUFI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9719ea888fbfaa014399a04e22c6a}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83dae245918b1ff1d1d8cab920bcfac4}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9719ea888fbfaa014399a04e22c6a}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e6afe44b786815fd8204da3144a62a0}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83dae245918b1ff1d1d8cab920bcfac4}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89b01f500621789caca89283dccaa5e6}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60162f3228b8ca8ab3af8aa34fbbc40e}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89b01f500621789caca89283dccaa5e6}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada467c747b8c59a84cb0c4da6a50e199}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60162f3228b8ca8ab3af8aa34fbbc40e}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b5668f5effb0d9d1415ed1d11eb181}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga536b8584c7c8c4fba44519579d3af27b}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b5668f5effb0d9d1415ed1d11eb181}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e29908c6e4e9e1d2fa8476e20885d36}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga536b8584c7c8c4fba44519579d3af27b}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf027d4ae1d888ffa6aadee3dfa9d2f6}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc2d72f1c0f2a8524b58a6d1b7c03d00}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf027d4ae1d888ffa6aadee3dfa9d2f6}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga427d5cd60cf32a78c63699ccf6a382c3}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc2d72f1c0f2a8524b58a6d1b7c03d00}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa981b650cb50e500286405c2788ea2f7}{PWR\+\_\+\+SR2\+\_\+\+LDORDY\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc5310642f719909f5df4bb86a5850c7}{PWR\+\_\+\+SR2\+\_\+\+LDORDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa981b650cb50e500286405c2788ea2f7}{PWR\+\_\+\+SR2\+\_\+\+LDORDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7fa12a3d7ed1b92d5a61c1999bb67a0}{PWR\+\_\+\+SR2\+\_\+\+LDORDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc5310642f719909f5df4bb86a5850c7}{PWR\+\_\+\+SR2\+\_\+\+LDORDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb45c348423b8662b0768e6886caf5bc}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec6f965f643740cb4c5df07cf752f914}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb45c348423b8662b0768e6886caf5bc}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99ed69514332e01af0fba4cce72f5697}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec6f965f643740cb4c5df07cf752f914}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11f1f8e8216fb1472f2ad97cf1a8c9e}{PWR\+\_\+\+SR2\+\_\+\+REGMRS\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa569a17ab519409d07fbb3a42a303615}{PWR\+\_\+\+SR2\+\_\+\+REGMRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11f1f8e8216fb1472f2ad97cf1a8c9e}{PWR\+\_\+\+SR2\+\_\+\+REGMRS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36ab0b30c8629b47e61ba1a6b333f588}{PWR\+\_\+\+SR2\+\_\+\+REGMRS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa569a17ab519409d07fbb3a42a303615}{PWR\+\_\+\+SR2\+\_\+\+REGMRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53b0ecf9d437268ff9fe3bc773e228}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76ac881967c5fe9157a6e83e2a24ac31}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53b0ecf9d437268ff9fe3bc773e228}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac26dee23f342d237a4792412ddd49014}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76ac881967c5fe9157a6e83e2a24ac31}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5679fae132b06386690a6008210ab8}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5679fae132b06386690a6008210ab8}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\+\_\+\+SR2\+\_\+\+REGLPS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff23f66315da4c825502c360b7855988}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff23f66315da4c825502c360b7855988}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\+\_\+\+SR2\+\_\+\+REGLPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb351da51286ac6ecef463e03c665e85}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb351da51286ac6ecef463e03c665e85}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16cbf806601b43cdbcba10b444c7f81}{PWR\+\_\+\+SR2\+\_\+\+VOSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee1497d70f726a937ae20688e75f23a}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee1497d70f726a937ae20688e75f23a}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fea15ae013036a5a24db22a52ca3147}{PWR\+\_\+\+SR2\+\_\+\+PVDO}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f456297caa1bdf56316aeaeeb2eae4}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3689cfd285737059dbb4a748dbf117e1}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f456297caa1bdf56316aeaeeb2eae4}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed2a4928dc037f410049cf67cde12a52}{PWR\+\_\+\+SR2\+\_\+\+PVMO3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3689cfd285737059dbb4a748dbf117e1}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac91a81ed0c084e866916d3f8ba16d3}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac91a81ed0c084e866916d3f8ba16d3}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{PWR\+\_\+\+SCR\+\_\+\+CWUF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6909ba44c7142a50c39b58cb72ef464}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6909ba44c7142a50c39b58cb72ef464}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a12f5af4994abe5b34cf7eae3dacf70}{PWR\+\_\+\+SCR\+\_\+\+CWUF1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad97b48b66e135768b645abbf6ca4a0c8}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad97b48b66e135768b645abbf6ca4a0c8}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4128b0b9a09d2443ce0e4eef81177a8d}{PWR\+\_\+\+SCR\+\_\+\+CWUF2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80713e25e31ad64073d8ab9c9cd9248f}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe80c512090943bc2e4aea5068bed2c0}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80713e25e31ad64073d8ab9c9cd9248f}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b435bfeeeb80cd6e640fa6f9210649a}{PWR\+\_\+\+SCR\+\_\+\+CWUF3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe80c512090943bc2e4aea5068bed2c0}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f34b23af0231421e8ec6d6b0d47f6fc}{PWR\+\_\+\+SCR\+\_\+\+CWPVDF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73e0c8f9a176fb2dabebbaceb78b6b8c}{PWR\+\_\+\+SCR\+\_\+\+CWPVDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f34b23af0231421e8ec6d6b0d47f6fc}{PWR\+\_\+\+SCR\+\_\+\+CWPVDF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84bb8804fb6868ce0178770500e91451}{PWR\+\_\+\+SCR\+\_\+\+CWPVDF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73e0c8f9a176fb2dabebbaceb78b6b8c}{PWR\+\_\+\+SCR\+\_\+\+CWPVDF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ce84af0d9901aa2ab7486c0ad5d8473}{PWR\+\_\+\+SCR\+\_\+\+CWRFBUSYF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89d83275efba81133c114b398aadc14e}{PWR\+\_\+\+SCR\+\_\+\+CWRFBUSYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ce84af0d9901aa2ab7486c0ad5d8473}{PWR\+\_\+\+SCR\+\_\+\+CWRFBUSYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad75c763009ac3a6e4aa78a213ff3988f}{PWR\+\_\+\+SCR\+\_\+\+CWRFBUSYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89d83275efba81133c114b398aadc14e}{PWR\+\_\+\+SCR\+\_\+\+CWRFBUSYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0945424dab150c660eea604a43e54c0e}{PWR\+\_\+\+SCR\+\_\+\+CC2\+HF\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57618e4009308e4f6843e5b275e675d5}{PWR\+\_\+\+SCR\+\_\+\+CC2\+HF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0945424dab150c660eea604a43e54c0e}{PWR\+\_\+\+SCR\+\_\+\+CC2\+HF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1af109a7abb9d0bb7f772175b8730a8b}{PWR\+\_\+\+SCR\+\_\+\+CC2\+HF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57618e4009308e4f6843e5b275e675d5}{PWR\+\_\+\+SCR\+\_\+\+CC2\+HF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4954412a759fb85046518fa7e5506b9d}{PWR\+\_\+\+CR5\+\_\+\+RFEOLEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b4d2701cb692fbcdc2c11c59cb78da9}{PWR\+\_\+\+CR5\+\_\+\+RFEOLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4954412a759fb85046518fa7e5506b9d}{PWR\+\_\+\+CR5\+\_\+\+RFEOLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2a22fb7f751fe39d3536111af88756c}{PWR\+\_\+\+CR5\+\_\+\+RFEOLEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b4d2701cb692fbcdc2c11c59cb78da9}{PWR\+\_\+\+CR5\+\_\+\+RFEOLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d566721bb84e086dafcf366dc068834}{PWR\+\_\+\+CR5\+\_\+\+SMPSEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4fa94dac12f48f08eb46683ad9bf4a6}{PWR\+\_\+\+CR5\+\_\+\+SMPSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d566721bb84e086dafcf366dc068834}{PWR\+\_\+\+CR5\+\_\+\+SMPSEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad56cd8b6a4178a44439c09243b64703c}{PWR\+\_\+\+CR5\+\_\+\+SMPSEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4fa94dac12f48f08eb46683ad9bf4a6}{PWR\+\_\+\+CR5\+\_\+\+SMPSEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0cd6af8f81412067e7d23b3c36f5dde}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b53d54c8c70d2afc6586b115db7aaf}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0cd6af8f81412067e7d23b3c36f5dde}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169c59fcd30cd6255743d076f51e6332}{PWR\+\_\+\+PUCRA\+\_\+\+PA0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b53d54c8c70d2afc6586b115db7aaf}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629e0da7ec1b23adfa6373a0b7db9bde}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ef14597b5a97e2cae2be52962e5323b}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629e0da7ec1b23adfa6373a0b7db9bde}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga247c10f6a0573e1ac870a1a4de58ecc3}{PWR\+\_\+\+PUCRA\+\_\+\+PA1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ef14597b5a97e2cae2be52962e5323b}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee78b6346ef5d6d916576aff68b47d6}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e82a239452bb018157e3656eccf3afb}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee78b6346ef5d6d916576aff68b47d6}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4dea15b84bf7b96f70e3ff1b47f5637}{PWR\+\_\+\+PUCRA\+\_\+\+PA2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e82a239452bb018157e3656eccf3afb}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga670de3c49c1c3070982952fcc4ae3151}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae0d70425d15078cf339b01c7b8190a}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga670de3c49c1c3070982952fcc4ae3151}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac091a74842ea29ed914029a65058702d}{PWR\+\_\+\+PUCRA\+\_\+\+PA3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae0d70425d15078cf339b01c7b8190a}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c9c0fd85bb245adb777961d58ab19cf}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02aeb0f5747375daee2488ee818535de}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c9c0fd85bb245adb777961d58ab19cf}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a7945818e176f22294889671cefcc5}{PWR\+\_\+\+PUCRA\+\_\+\+PA4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02aeb0f5747375daee2488ee818535de}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18bf019c1eff15ed18a20dd1a0549785}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28bb70b37b8d2539538d27510c554272}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18bf019c1eff15ed18a20dd1a0549785}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49a21e0d55ef3b7c9e4b7904a51ee4e4}{PWR\+\_\+\+PUCRA\+\_\+\+PA5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28bb70b37b8d2539538d27510c554272}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga439f5bfb949c44eaa8424a1d42e57978}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403ab985c027f1b20022c764687e00a4}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga439f5bfb949c44eaa8424a1d42e57978}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a03fc634507c4acd78f5a3d862e682a}{PWR\+\_\+\+PUCRA\+\_\+\+PA6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403ab985c027f1b20022c764687e00a4}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7349048f35790b5ff909644ea333f3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05ab6805e6783126974d0e3dcb2a4d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7349048f35790b5ff909644ea333f3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5bae0e836f9dced965b9ea5be7efb}{PWR\+\_\+\+PUCRA\+\_\+\+PA7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05ab6805e6783126974d0e3dcb2a4d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76804cc15c428dbe38048568522e5b0d}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d5a3368e444f279a7af166c9823cd5}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76804cc15c428dbe38048568522e5b0d}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a388db394ce5118cbcc6f51d63b7aa2}{PWR\+\_\+\+PUCRA\+\_\+\+PA8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d5a3368e444f279a7af166c9823cd5}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga177f2edd73d9db4e925748c295db7a84}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9dde6ee2c091baf19521149febaf7dd}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga177f2edd73d9db4e925748c295db7a84}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96c73bae1a8797e0b0bb20840bbacb96}{PWR\+\_\+\+PUCRA\+\_\+\+PA9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9dde6ee2c091baf19521149febaf7dd}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga038a379d62e20e4aef961e720be97e31}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbe03ce2b32c6d2d99f96eb370471439}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga038a379d62e20e4aef961e720be97e31}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cc170ec9f694d2e53e4185386539ab9}{PWR\+\_\+\+PUCRA\+\_\+\+PA10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbe03ce2b32c6d2d99f96eb370471439}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db544bca1fc218ee63a783f56cce7d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db544bca1fc218ee63a783f56cce7d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d18f1f2f4dae41593a9485bfa94d3c}{PWR\+\_\+\+PUCRA\+\_\+\+PA11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a254cb47b1edba3f930d4a0f967d193}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga413606379c8e0c1a3e1038cde7f30868}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a254cb47b1edba3f930d4a0f967d193}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ea01deb040e636ed39d21098f25d4e}{PWR\+\_\+\+PUCRA\+\_\+\+PA12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga413606379c8e0c1a3e1038cde7f30868}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37bee63471a1e3adadd36d2ad9d56a0}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30fca5031723da3035cd0ac84416c8e2}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37bee63471a1e3adadd36d2ad9d56a0}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ea0cce66170e2ccf02106afb53d1be1}{PWR\+\_\+\+PUCRA\+\_\+\+PA13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30fca5031723da3035cd0ac84416c8e2}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf90614f35ad1ba6bf5df66e348d12765}{PWR\+\_\+\+PUCRA\+\_\+\+PA14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa28f66623d5d66327d1453fd875e1ad1}{PWR\+\_\+\+PUCRA\+\_\+\+PA14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf90614f35ad1ba6bf5df66e348d12765}{PWR\+\_\+\+PUCRA\+\_\+\+PA14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c0fa9af0bcee6ec62c9bc0ab88d362d}{PWR\+\_\+\+PUCRA\+\_\+\+PA14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa28f66623d5d66327d1453fd875e1ad1}{PWR\+\_\+\+PUCRA\+\_\+\+PA14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5484e1871ca5dcc376cb8af8c09e31d8}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabee7372783982d4d000e2e847c8dc630}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5484e1871ca5dcc376cb8af8c09e31d8}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b3dcecac6d5bf3fb594f4842d6b97d6}{PWR\+\_\+\+PUCRA\+\_\+\+PA15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabee7372783982d4d000e2e847c8dc630}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2c3d576c278f7a457df84055f462389}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2c3d576c278f7a457df84055f462389}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe33ba93d8caeda571f2d255494f2caa}{PWR\+\_\+\+PDCRA\+\_\+\+PA0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78cb2c80a668fd49f46a967a2127504}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa539589ee6592bc1f92bc036675162e6}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78cb2c80a668fd49f46a967a2127504}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae89c2b6bcc82f0c028e3e04e393cf264}{PWR\+\_\+\+PDCRA\+\_\+\+PA1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa539589ee6592bc1f92bc036675162e6}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15678ed9bb3c2b725c34fb874ff86136}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15678ed9bb3c2b725c34fb874ff86136}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga771a8cc2433de6e3190618a12211d750}{PWR\+\_\+\+PDCRA\+\_\+\+PA2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64cc691124fc29facfe95b4df899e7a5}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab44ba6d2692ecba3213aaf1236f6a985}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64cc691124fc29facfe95b4df899e7a5}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c253f1fdca9a3927853daad5031d351}{PWR\+\_\+\+PDCRA\+\_\+\+PA3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab44ba6d2692ecba3213aaf1236f6a985}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a0ecd9ecfa15126d8696a37e69c0fdc}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a027d892d2f7122794c13c4d937140d}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a0ecd9ecfa15126d8696a37e69c0fdc}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3760e2a24c021505475f49022333a96c}{PWR\+\_\+\+PDCRA\+\_\+\+PA4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a027d892d2f7122794c13c4d937140d}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55557de68f97e4e0b6108354cf6efb8f}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bfb96db542041102de79fc11bb01d06}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55557de68f97e4e0b6108354cf6efb8f}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc699a7651005b7b93e4fae230b3ef2e}{PWR\+\_\+\+PDCRA\+\_\+\+PA5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bfb96db542041102de79fc11bb01d06}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61d97c2c9d34986e5b3cd9e0870d05e}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga518779284420c211407770d6f434c901}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61d97c2c9d34986e5b3cd9e0870d05e}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dca195c3d39108d4e9feb4f1fa431c5}{PWR\+\_\+\+PDCRA\+\_\+\+PA6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga518779284420c211407770d6f434c901}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedffd27dd8213ee6d9ce7a36ef3c59f7}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9df96cb99663dc62934da321aaecf8b1}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedffd27dd8213ee6d9ce7a36ef3c59f7}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf09275b29798705676d45c9c785f9976}{PWR\+\_\+\+PDCRA\+\_\+\+PA7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9df96cb99663dc62934da321aaecf8b1}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f5e3867af8ea44974af1d92914a284a}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93a982eda80652cae76ed398ca60ccd0}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f5e3867af8ea44974af1d92914a284a}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcf52d2e7e1c34d4ea601c3ceddd04d}{PWR\+\_\+\+PDCRA\+\_\+\+PA8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93a982eda80652cae76ed398ca60ccd0}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3eb54d20e7bef07008a7837c284d296}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3eb54d20e7bef07008a7837c284d296}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88e244d97c388adb98fd406c08666f24}{PWR\+\_\+\+PDCRA\+\_\+\+PA9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7ebea38c0b6b349fce78effaa420d4f}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga275d31c4a20ced7408cb555667c1d425}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7ebea38c0b6b349fce78effaa420d4f}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb64169709bc6bb557076f5a85fe1504}{PWR\+\_\+\+PDCRA\+\_\+\+PA10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga275d31c4a20ced7408cb555667c1d425}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad395e265266e0c56a387648afd486dea}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3af2137078270558bd54576674e11c8}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad395e265266e0c56a387648afd486dea}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39758c425db38f7ae510c37b9e64722c}{PWR\+\_\+\+PDCRA\+\_\+\+PA11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3af2137078270558bd54576674e11c8}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b832656ec96ed007078821cce9c6b7f}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga088f08cd4ff10d16a3e8233d50082e40}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b832656ec96ed007078821cce9c6b7f}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91911c5d20a197108c51537b04958b02}{PWR\+\_\+\+PDCRA\+\_\+\+PA12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga088f08cd4ff10d16a3e8233d50082e40}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd9a83e26cd32e17d3c1cd887db5cfb8}{PWR\+\_\+\+PDCRA\+\_\+\+PA13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3e66317cb4c8aefadfe36ae5c8dd381}{PWR\+\_\+\+PDCRA\+\_\+\+PA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd9a83e26cd32e17d3c1cd887db5cfb8}{PWR\+\_\+\+PDCRA\+\_\+\+PA13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0b9a7516ce327e5ced74043ed9de677}{PWR\+\_\+\+PDCRA\+\_\+\+PA13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3e66317cb4c8aefadfe36ae5c8dd381}{PWR\+\_\+\+PDCRA\+\_\+\+PA13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dd3afc029de4dfff0d8cfcc87c7a6d3}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga700d6c54773f659bc57c38afeb86bf51}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dd3afc029de4dfff0d8cfcc87c7a6d3}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab64428d4a9dab9efce521cd7d923af64}{PWR\+\_\+\+PDCRA\+\_\+\+PA14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga700d6c54773f659bc57c38afeb86bf51}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f6bc2b13e80315e8f894d6197d01a26}{PWR\+\_\+\+PDCRA\+\_\+\+PA15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e2c2ba80aa038722780130a44b85394}{PWR\+\_\+\+PDCRA\+\_\+\+PA15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f6bc2b13e80315e8f894d6197d01a26}{PWR\+\_\+\+PDCRA\+\_\+\+PA15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7e54c4a3d156d5be7a1bfd04cdaf908}{PWR\+\_\+\+PDCRA\+\_\+\+PA15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e2c2ba80aa038722780130a44b85394}{PWR\+\_\+\+PDCRA\+\_\+\+PA15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8b7bea6f361243a5e3b6d81c69bd87e}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97a79251e6862e306db3a66efef348ce}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8b7bea6f361243a5e3b6d81c69bd87e}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511b67a6d2a4745e92351a619b4aaa97}{PWR\+\_\+\+PUCRB\+\_\+\+PB0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97a79251e6862e306db3a66efef348ce}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5c5009035dd58e45306c498d7e8eb10}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga185637d506df5bfb727bc67ff3f0d383}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5c5009035dd58e45306c498d7e8eb10}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4868b26376c5ce38025c617d9a45a81}{PWR\+\_\+\+PUCRB\+\_\+\+PB1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga185637d506df5bfb727bc67ff3f0d383}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27d1ce9e24b3da46b16009f2561dcfae}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4a9b734d743bff18dee0f4ef45f8a72}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27d1ce9e24b3da46b16009f2561dcfae}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee1eaf52a2e5d28819edc4c0de2e2bd}{PWR\+\_\+\+PUCRB\+\_\+\+PB2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4a9b734d743bff18dee0f4ef45f8a72}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07487edcbbb35a207865aae0253ea6b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07487edcbbb35a207865aae0253ea6b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90577c39614de0671db781f5168a2086}{PWR\+\_\+\+PUCRB\+\_\+\+PB3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde93a40d94750cadb48323667762920}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5856601dc7cc0fd024c066265cd66ab5}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde93a40d94750cadb48323667762920}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffa2061e37dad37437f5cb47be294a6}{PWR\+\_\+\+PUCRB\+\_\+\+PB4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5856601dc7cc0fd024c066265cd66ab5}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793c8e552b6fa6aec7350005d9fda52b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab850e2a2514542723a500e110e08d437}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793c8e552b6fa6aec7350005d9fda52b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9178627a0718dfff48a9adf6bc0f963b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab850e2a2514542723a500e110e08d437}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc77e13b38d72308d212810b2b16c15e}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga611c3f3c049a2b9fc3df268417d220fe}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc77e13b38d72308d212810b2b16c15e}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdeb9e492aedae104ed536c66f8603db}{PWR\+\_\+\+PUCRB\+\_\+\+PB6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga611c3f3c049a2b9fc3df268417d220fe}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacec5e29d6274e8b701daf4534e3514d3}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga229b88fe3d8743a07df6944091110d46}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacec5e29d6274e8b701daf4534e3514d3}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263cdba9a8ee852bb343a38ebab11833}{PWR\+\_\+\+PUCRB\+\_\+\+PB7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga229b88fe3d8743a07df6944091110d46}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5590a9f417a532470e2b3178a6899c7a}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab52e58aa2430efd8ce4c3b56f25449c2}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5590a9f417a532470e2b3178a6899c7a}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325bd47d4e80182dd0d4df86de234f08}{PWR\+\_\+\+PUCRB\+\_\+\+PB8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab52e58aa2430efd8ce4c3b56f25449c2}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae120fd449195f2455cdef163db8c9f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae120fd449195f2455cdef163db8c9f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd07d527d46866c35a88f22f54f984b0}{PWR\+\_\+\+PUCRB\+\_\+\+PB9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74bb1101f66400f74c95b555784f37b5}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb9df3c7cf2671832def322015e83a4c}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74bb1101f66400f74c95b555784f37b5}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0656dd1959661573b20a5db7ac20708}{PWR\+\_\+\+PUCRB\+\_\+\+PB10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb9df3c7cf2671832def322015e83a4c}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30691353878c50965f53ddee71c7e1c9}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30691353878c50965f53ddee71c7e1c9}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7891d31a8e1a142f7b0fa18bda9e959}{PWR\+\_\+\+PUCRB\+\_\+\+PB11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1fba71e90962e03ad54ddf82985de8}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1fba71e90962e03ad54ddf82985de8}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc4091b0e1fbab30f23af34741e3173}{PWR\+\_\+\+PUCRB\+\_\+\+PB12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba1fbccd78a058c4c6831be8c7e755a2}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba1fbccd78a058c4c6831be8c7e755a2}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b1ef48ac1593f33850cd9bf05343b3}{PWR\+\_\+\+PUCRB\+\_\+\+PB13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2f0c341d6b79a3d3d2216b8f4ee76ab}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50352afabef5f92da21a1231e8fc782b}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2f0c341d6b79a3d3d2216b8f4ee76ab}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c81bbc64b7903d2a1b0269d6d52a284}{PWR\+\_\+\+PUCRB\+\_\+\+PB14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50352afabef5f92da21a1231e8fc782b}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da4c20cccb252d9f087126a73a07186}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b43872f66b27a4b3384744a7de806b8}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da4c20cccb252d9f087126a73a07186}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a82158bc0e841126c7cf09e466d11ba}{PWR\+\_\+\+PUCRB\+\_\+\+PB15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b43872f66b27a4b3384744a7de806b8}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae417e1645b8d1b98a5ac5f6defa451d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a6344178b5b993cc95a9be40746d0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae417e1645b8d1b98a5ac5f6defa451d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bdff78a4b11bef7547e0d893ee7b7d5}{PWR\+\_\+\+PDCRB\+\_\+\+PB0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a6344178b5b993cc95a9be40746d0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2880d667bf52525e768a62eda921ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79729f14980ea1adcac3e0137ad4f6ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2880d667bf52525e768a62eda921ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70a3b62e431b262b4d225d25d2ec1feb}{PWR\+\_\+\+PDCRB\+\_\+\+PB1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79729f14980ea1adcac3e0137ad4f6ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae549efff8a110c267e6d2b3d2d136724}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga185a1fcee5d53fd424293212fc69a67c}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae549efff8a110c267e6d2b3d2d136724}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga646605e005f43ead924a6fc563fddf0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga185a1fcee5d53fd424293212fc69a67c}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88068f97a716a8bf83b651d0ca7190cf}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06e013f883e0f8800bd2b070ff05c6fd}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88068f97a716a8bf83b651d0ca7190cf}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1856e03317e444f6b5f4a54072790}{PWR\+\_\+\+PDCRB\+\_\+\+PB3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06e013f883e0f8800bd2b070ff05c6fd}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02f3dff2c02f51e4142ee1d758a0ae83}{PWR\+\_\+\+PDCRB\+\_\+\+PB4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40bddd9bb8a807bac1d612bd685f1e94}{PWR\+\_\+\+PDCRB\+\_\+\+PB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02f3dff2c02f51e4142ee1d758a0ae83}{PWR\+\_\+\+PDCRB\+\_\+\+PB4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac86c72b79137e208ff9d2f1268a7ac99}{PWR\+\_\+\+PDCRB\+\_\+\+PB4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40bddd9bb8a807bac1d612bd685f1e94}{PWR\+\_\+\+PDCRB\+\_\+\+PB4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e99cc40a6641c50ace6eaa279d9ddb}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88c9599e11d339cf5256bfa0d9014c20}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e99cc40a6641c50ace6eaa279d9ddb}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8518c45d35163e51774548032a3670f0}{PWR\+\_\+\+PDCRB\+\_\+\+PB5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88c9599e11d339cf5256bfa0d9014c20}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8ffb991583aa120a322ce8ae77e31b}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8ffb991583aa120a322ce8ae77e31b}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8aca8a173ba6e7feebceab89fa9c091}{PWR\+\_\+\+PDCRB\+\_\+\+PB6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80a196376969123af74aff2f0c1c78a}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf97c7daa768c5be12529068b9af64711}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80a196376969123af74aff2f0c1c78a}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49fb2b285d7e997e7a75072a892c28c6}{PWR\+\_\+\+PDCRB\+\_\+\+PB7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf97c7daa768c5be12529068b9af64711}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99ca1c1a450b01060a51e831ad85bbe9}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba1a142c95aca29ea195edcdd1510c5}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99ca1c1a450b01060a51e831ad85bbe9}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ff351a0b6cbb045bda3662e11b7b02e}{PWR\+\_\+\+PDCRB\+\_\+\+PB8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba1a142c95aca29ea195edcdd1510c5}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7d585726d8c1fc402300603754bb148}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7950ae13b792c51cbcd96244976dda93}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7d585726d8c1fc402300603754bb148}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab}{PWR\+\_\+\+PDCRB\+\_\+\+PB9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7950ae13b792c51cbcd96244976dda93}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb06a08fa1fb2014d72197fb47244a86}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43185721139c1f82cce33f0c559a333a}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb06a08fa1fb2014d72197fb47244a86}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34ce803d2dafb5f99c5b621222a8ccda}{PWR\+\_\+\+PDCRB\+\_\+\+PB10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43185721139c1f82cce33f0c559a333a}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c8ad927e9539b8ad087d43373b980b}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c8ad927e9539b8ad087d43373b980b}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeadd3241eb26dd0de6ad44ac878ffed}{PWR\+\_\+\+PDCRB\+\_\+\+PB11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77d1ce4d10b6632fab732eee1f686170}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7108f4c1f332fb89e49cec215be82a6f}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77d1ce4d10b6632fab732eee1f686170}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac812e3841c1d2c7e3f17be6934b17754}{PWR\+\_\+\+PDCRB\+\_\+\+PB12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7108f4c1f332fb89e49cec215be82a6f}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb59c3cbe6e97fe24bd8d8048a5aa177}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b6a69d9995a4bb0349c3abc06455109}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb59c3cbe6e97fe24bd8d8048a5aa177}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga194138623bfc79166685917211cf171c}{PWR\+\_\+\+PDCRB\+\_\+\+PB13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b6a69d9995a4bb0349c3abc06455109}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00891f1a86392e073489c8aa8c9d8c45}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00891f1a86392e073489c8aa8c9d8c45}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da678c53f34c77f39409eda53f793e2}{PWR\+\_\+\+PDCRB\+\_\+\+PB14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga043a13c2c316ebb7e16ca093b54f978f}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga043a13c2c316ebb7e16ca093b54f978f}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71a53829f108029eaef213068691ea2f}{PWR\+\_\+\+PDCRB\+\_\+\+PB15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd169f4fed66ee20777b3e24e9f5504}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd169f4fed66ee20777b3e24e9f5504}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga046229fb09e925690d4d6ec66c9ae06b}{PWR\+\_\+\+PUCRC\+\_\+\+PC0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37e6d1af6ba12e9b4eb43f401eb247a1}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37e6d1af6ba12e9b4eb43f401eb247a1}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a4100baf8ef865087244f84dbba9134}{PWR\+\_\+\+PUCRC\+\_\+\+PC1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48a269ce8ad9447f65fb15f3c1a43bae}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b1dc9d3096bd558b207f546e38ce5a}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48a269ce8ad9447f65fb15f3c1a43bae}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2138683c7ec914c2a9df05985a2a4981}{PWR\+\_\+\+PUCRC\+\_\+\+PC2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b1dc9d3096bd558b207f546e38ce5a}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3d9ea52bba4e87cff86ccafe40600c}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad22badd8908bc488775ef31d9b7295b6}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3d9ea52bba4e87cff86ccafe40600c}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b429a4ba2f61690da469884e9d40a42}{PWR\+\_\+\+PUCRC\+\_\+\+PC3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad22badd8908bc488775ef31d9b7295b6}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38c031672a9d86067e0c982e85aad04f}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac176491e7a952894ed8e2fb0f3095fdc}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38c031672a9d86067e0c982e85aad04f}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76dc59c81842b8d108b79e0763b57549}{PWR\+\_\+\+PUCRC\+\_\+\+PC4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac176491e7a952894ed8e2fb0f3095fdc}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab8a65ead937dd66f47dfb917973607b}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a91e26e448892088eecee710d11a8b7}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab8a65ead937dd66f47dfb917973607b}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae162bdf158cd3698678f0a09e1d6f554}{PWR\+\_\+\+PUCRC\+\_\+\+PC5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a91e26e448892088eecee710d11a8b7}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga115b83aa7f45ff109dd9ad68221b92b2}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga115b83aa7f45ff109dd9ad68221b92b2}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e4c8f7ea80f3289de4ddbebeff6243d}{PWR\+\_\+\+PUCRC\+\_\+\+PC6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82b8ba2328511028baa2d19f3d04bf1b}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c29d1494321ada2ff34fbb70f053e0}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82b8ba2328511028baa2d19f3d04bf1b}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d0f6a1b0a1d3bb63f223feca0789cc6}{PWR\+\_\+\+PUCRC\+\_\+\+PC13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c29d1494321ada2ff34fbb70f053e0}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21f2fd04cc7267e14486e4cc3bc986e3}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1709fdf9272586848e07ec26681ef02}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21f2fd04cc7267e14486e4cc3bc986e3}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e1bc8e91670bb5a3f29e9d05c79d879}{PWR\+\_\+\+PUCRC\+\_\+\+PC14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1709fdf9272586848e07ec26681ef02}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74512b608c5d148e828408fde672bad7}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85fa303abe85c2039ef9e178111dc6d}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74512b608c5d148e828408fde672bad7}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe36860f65a255740c13e5a8eff44cb}{PWR\+\_\+\+PUCRC\+\_\+\+PC15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85fa303abe85c2039ef9e178111dc6d}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca38d641ff941503ff9c86b2bd072150}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea5b914e2e2d14ff835a0b0038d0076}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca38d641ff941503ff9c86b2bd072150}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08e93891d098e450b30a20f368b3b016}{PWR\+\_\+\+PDCRC\+\_\+\+PC0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea5b914e2e2d14ff835a0b0038d0076}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a0a1b69a467563e5df3e14b4b9f33a4}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e369820a995c0d05770e4bdd6ffb21}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a0a1b69a467563e5df3e14b4b9f33a4}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9430b83f56aeaa4bc18e56fab9d0933b}{PWR\+\_\+\+PDCRC\+\_\+\+PC1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e369820a995c0d05770e4bdd6ffb21}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da5939c4f9f2ccffce2524144d67a72}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7324f79ce0c59e4015119516949ad1b}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da5939c4f9f2ccffce2524144d67a72}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0166e629b31c38191eba9daaa6e5857}{PWR\+\_\+\+PDCRC\+\_\+\+PC2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7324f79ce0c59e4015119516949ad1b}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa639d691ff56d46bc82bc7302849cfd0}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab78136abe805477e35b3c05e3a46ad6a}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa639d691ff56d46bc82bc7302849cfd0}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed3afb5b6228139571eec959f08ca6f}{PWR\+\_\+\+PDCRC\+\_\+\+PC3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab78136abe805477e35b3c05e3a46ad6a}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga736560cea02ac6a1967b147d546339f5}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef3149e8820a3f4acda984709cea9e7e}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga736560cea02ac6a1967b147d546339f5}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0af268d587a5d3c1a02c06791da6ea4}{PWR\+\_\+\+PDCRC\+\_\+\+PC4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef3149e8820a3f4acda984709cea9e7e}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade9db08a712a3a3bfe995c30b1469570}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade9db08a712a3a3bfe995c30b1469570}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e1a8823acaafffc7c6851d708ea166}{PWR\+\_\+\+PDCRC\+\_\+\+PC5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee5b2fb7bab0ed9695f107012a9eda6}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45a5cb494862dbaf5adfff577d61c727}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee5b2fb7bab0ed9695f107012a9eda6}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8240b11fc928de312d5c8f9153e7f923}{PWR\+\_\+\+PDCRC\+\_\+\+PC6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45a5cb494862dbaf5adfff577d61c727}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf87ceedbb4bcb9b438e16cb730002660}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf4feb5254b2653391c97eaa73792c84}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf87ceedbb4bcb9b438e16cb730002660}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c6766e19dbd465fdcc14f06aa6bf1a8}{PWR\+\_\+\+PDCRC\+\_\+\+PC13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf4feb5254b2653391c97eaa73792c84}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7db0cf632d3b6f601cccbaf19b57e1}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58433c2ed925858ecf2b4fe7426bfe23}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7db0cf632d3b6f601cccbaf19b57e1}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d3d7adc6dc23b6ac775513ddc96c059}{PWR\+\_\+\+PDCRC\+\_\+\+PC14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58433c2ed925858ecf2b4fe7426bfe23}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd21c6be7914d1bca8b967378830b97}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea93537beb0f87d616f9dcc75152639}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd21c6be7914d1bca8b967378830b97}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8583cebcda7ee9ed53b75c783fd8174}{PWR\+\_\+\+PDCRC\+\_\+\+PC15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea93537beb0f87d616f9dcc75152639}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60b2d96e11c53a1078f9fb8f59b15bce}{PWR\+\_\+\+PUCRH\+\_\+\+PH3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0deee8545f35f418758c9ccd7aa7919e}{PWR\+\_\+\+PUCRH\+\_\+\+PH3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60b2d96e11c53a1078f9fb8f59b15bce}{PWR\+\_\+\+PUCRH\+\_\+\+PH3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c59c5bebe83dadd77e099a9a834be42}{PWR\+\_\+\+PUCRH\+\_\+\+PH3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0deee8545f35f418758c9ccd7aa7919e}{PWR\+\_\+\+PUCRH\+\_\+\+PH3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f4e79796319ef3757a97e072cd25ee}{PWR\+\_\+\+PDCRH\+\_\+\+PH3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d7658f59e0834327b69765ae0bb34dc}{PWR\+\_\+\+PDCRH\+\_\+\+PH3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f4e79796319ef3757a97e072cd25ee}{PWR\+\_\+\+PDCRH\+\_\+\+PH3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c614e449f25887d23b06638be6e451}{PWR\+\_\+\+PDCRH\+\_\+\+PH3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d7658f59e0834327b69765ae0bb34dc}{PWR\+\_\+\+PDCRH\+\_\+\+PH3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb773d5c1661add30b9e5b7af83f1c0}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12659434a1144e8380646ff7bed7ce6}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb773d5c1661add30b9e5b7af83f1c0}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad224073ef19493300eb231d410520da8}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12659434a1144e8380646ff7bed7ce6}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab34b9a9bf2a803a0f41644e48675b776}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb773d5c1661add30b9e5b7af83f1c0}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7729a2e766b476453633ef62fb1536c3}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb773d5c1661add30b9e5b7af83f1c0}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac94c76f006ed08820c161279b4c40015}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb773d5c1661add30b9e5b7af83f1c0}{PWR\+\_\+\+C2\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde94936a8a7b67c63f423e5a1960983}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0de64df0a3bb50d759b5c19053de4f3d}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde94936a8a7b67c63f423e5a1960983}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e0e605f82d44acf348f26510b9b8a0b}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0de64df0a3bb50d759b5c19053de4f3d}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62f501e55760973dbe227ffc9fc4feee}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18f50964af9b265e61580cf511b9c57a}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62f501e55760973dbe227ffc9fc4feee}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f6e212f29d69fdf0d45218586e74c95}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18f50964af9b265e61580cf511b9c57a}{PWR\+\_\+\+C2\+CR1\+\_\+\+FPDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e6c4b9c8d3c8210c59f300d144eced}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac704fb79347a8ea82a27b6f57dd26d81}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}~(0x07\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e6c4b9c8d3c8210c59f300d144eced}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea9edc75b788d24c62617f32382e0a8b}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac704fb79347a8ea82a27b6f57dd26d81}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d330d6d685c972a2551b9a37bb71c6}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066c8c60a26ea81bafb019f36c97e3aa}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d330d6d685c972a2551b9a37bb71c6}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62812e3c7940eb711421d1b39c82f8df}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066c8c60a26ea81bafb019f36c97e3aa}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a95c9830985502daf4c679ffe44793}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab08f82142d4582bc3d9884580cca8fbf}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a95c9830985502daf4c679ffe44793}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633ad7d940adedf10f5b7ccd01a53e44}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab08f82142d4582bc3d9884580cca8fbf}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga796c227fe50605725b3184c8f801077d}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bf70cc81ff403498328c7f6de2ea732}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga796c227fe50605725b3184c8f801077d}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga997028d96d6c114591f66bbc48482caf}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bf70cc81ff403498328c7f6de2ea732}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70250f4b5490cb7386bc3ea9d55bc5a0}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWPVD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0549ddd8f8976b8ee9286e00e5e4ce52}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWPVD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70250f4b5490cb7386bc3ea9d55bc5a0}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWPVD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4a6caca8588c19361430c316f1a8a68}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWPVD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0549ddd8f8976b8ee9286e00e5e4ce52}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWPVD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40339cbf410189d205e24c349d829e20}{PWR\+\_\+\+C2\+CR3\+\_\+\+APC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd7735bddd23f79ab62bfd659f5ee7b3}{PWR\+\_\+\+C2\+CR3\+\_\+\+APC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40339cbf410189d205e24c349d829e20}{PWR\+\_\+\+C2\+CR3\+\_\+\+APC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61657408a4197733e4cddef150d42523}{PWR\+\_\+\+C2\+CR3\+\_\+\+APC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd7735bddd23f79ab62bfd659f5ee7b3}{PWR\+\_\+\+C2\+CR3\+\_\+\+APC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb90379eb1241cd7eae101fef0cdc9ef}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1da8d826c96928b0327de4bfa29e3d}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb90379eb1241cd7eae101fef0cdc9ef}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c096d444bfebe3195023db75f898196}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFBUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1da8d826c96928b0327de4bfa29e3d}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFBUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0afd630acfa5d2bcd34ba15943ec727b}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97cbbcbd204b6a15bb74245f1cbf4736}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0afd630acfa5d2bcd34ba15943ec727b}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e419634f285f6822b2f375c45e007c5}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFIRQ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97cbbcbd204b6a15bb74245f1cbf4736}{PWR\+\_\+\+C2\+CR3\+\_\+\+EWRFIRQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96092b8e07843f0cb50bee06671b8f02}{PWR\+\_\+\+C2\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacd331549e6dd991d3fe6490b546445}{PWR\+\_\+\+C2\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96092b8e07843f0cb50bee06671b8f02}{PWR\+\_\+\+C2\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa31b9480e39b264c9801f65a56d08975}{PWR\+\_\+\+C2\+CR3\+\_\+\+EIWUL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacd331549e6dd991d3fe6490b546445}{PWR\+\_\+\+C2\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dba5e5751238b8575a71f5faa7fd7ef}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga572173251a4db6a7c0b7e453770446f9}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dba5e5751238b8575a71f5faa7fd7ef}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52dbbde7f2989a7cc8a5f64422c0eadd}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+CSSF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac29868330914f85c917dc598d18d8c57}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52dbbde7f2989a7cc8a5f64422c0eadd}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+CSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63646136a4ed967147553b3fd9a71073}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+CSSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac29868330914f85c917dc598d18d8c57}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+CSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96740b96b58c5cb9696c5ca1a62cefa}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf72385aa3567cc1ab564dd3e4f9731}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96740b96b58c5cb9696c5ca1a62cefa}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b372cb62075e87a04950a43ddf31e14}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf72385aa3567cc1ab564dd3e4f9731}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eaa453ab7127f1a916733ee64ea38e6}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2\+F\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade93048b1faa2d27ab152a10f0b1533b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eaa453ab7127f1a916733ee64ea38e6}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga827a406d5fc757036c8738862376fef8}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade93048b1faa2d27ab152a10f0b1533b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga947c79ff9864f33d3def7b8f93c48d89}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d9b6c36d02ebb23e9fa02dc015f296}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga947c79ff9864f33d3def7b8f93c48d89}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga521dfbfcd38eff9ded0c121950578dbb}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d9b6c36d02ebb23e9fa02dc015f296}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5e2732d97dad9c0d79a242d5634aa0b}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+SBF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf677c37d3354427f70530a736e5beea1}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5e2732d97dad9c0d79a242d5634aa0b}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+SBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ecb279e5fac705139b20c25e1edc1a7}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+SBF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf677c37d3354427f70530a736e5beea1}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+SBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c0047e377911557bb85a6e293710a23}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOP2\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6189f36e4ed4f82b4e63b1ee64d10614}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c0047e377911557bb85a6e293710a23}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab15ec0fa3151ec3c0e9fa24892c925bc}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOP2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6189f36e4ed4f82b4e63b1ee64d10614}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f37e2ccec72fd7f570c900ac01e7e7}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOPF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fa7940631b35dbb870b082ed34e7c56}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f37e2ccec72fd7f570c900ac01e7e7}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga657fe6641f7d623a438df1166443f713}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fa7940631b35dbb870b082ed34e7c56}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a374cf461e3d4aef4c1e189960fb47}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad85bebb80e87f9970f967b970b3fd847}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a374cf461e3d4aef4c1e189960fb47}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7eb75ad678d64cb94e25d0dbdc0d34e}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad85bebb80e87f9970f967b970b3fd847}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb3ca1fd3cc030ab4c8f2ba0e8ced25}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+DS\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf13e239b9340184ba7025fc081c3c88e}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+DS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb3ca1fd3cc030ab4c8f2ba0e8ced25}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab70393e45f56239203cac0004a3d9356}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+DS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf13e239b9340184ba7025fc081c3c88e}{PWR\+\_\+\+EXTSCR\+\_\+\+C2\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d5aee84ae9f5948f50d3a6bc339123}{PWR\+\_\+\+SECCFGR\+\_\+\+C2\+EWILA\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e2bdc3986370ac875302b7b70a9cc61}{PWR\+\_\+\+SECCFGR\+\_\+\+C2\+EWILA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d5aee84ae9f5948f50d3a6bc339123}{PWR\+\_\+\+SECCFGR\+\_\+\+C2\+EWILA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c238fe963fd1fdbebe57f6482d04c7a}{PWR\+\_\+\+SECCFGR\+\_\+\+C2\+EWILA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e2bdc3986370ac875302b7b70a9cc61}{PWR\+\_\+\+SECCFGR\+\_\+\+C2\+EWILA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa331ab61929a18d3858916d737778809}{PWR\+\_\+\+SUBGHZSPICR\+\_\+\+NSS\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aac7699b24a0856985912a7d659e25e}{PWR\+\_\+\+SUBGHZSPICR\+\_\+\+NSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa331ab61929a18d3858916d737778809}{PWR\+\_\+\+SUBGHZSPICR\+\_\+\+NSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga155ec0e61715d405e7fb00528f3b8617}{PWR\+\_\+\+SUBGHZSPICR\+\_\+\+NSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aac7699b24a0856985912a7d659e25e}{PWR\+\_\+\+SUBGHZSPICR\+\_\+\+NSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2cc2066c379c52421b1b127e0b598c9}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a2331b98ef9af86b43e3c16e744388e}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2cc2066c379c52421b1b127e0b598c9}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4feb3ecf1adfd4e9509dd0c16293562c}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11337b92eecda2c311cf9be20cf6735}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60adaeee8a47dd1d002706f925242d47}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa28ca130a6e1c99b1ffd9a3840d89116}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac089686f4d3ddb9e2388443d7cf3aeb8}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3f7ec450e56df203eb2f398208d3cf}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576cb9de0f01f23a2d5984482eb2f5bb}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5de271d455edb4bb6026b043a97c3bf6}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{PWR\+\_\+\+RSSCMDR\+\_\+\+RSSCMD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ddab7700ab98b4fcd0d8891d9b1a958}{RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6678f6988653901c00f542758b70b29}{RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ddab7700ab98b4fcd0d8891d9b1a958}{RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\+\_\+\+CR\+\_\+\+MSION}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6678f6988653901c00f542758b70b29}{RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91dcc46b1b10474b456e92d6f3fd511f}{RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27836f21843376e52e2cbadcf0afa162}{RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91dcc46b1b10474b456e92d6f3fd511f}{RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\+\_\+\+CR\+\_\+\+MSIRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27836f21843376e52e2cbadcf0afa162}{RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa53f89caf0361d548f88df48209c4d64}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga392ff3ea1e8503643a51db52e4d02d5d}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa53f89caf0361d548f88df48209c4d64}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga392ff3ea1e8503643a51db52e4d02d5d}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90de1c5e0d2625f5207f2a49f2f0bbd7}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b9fe651935b1c8d2ef316e2514bf17e}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90de1c5e0d2625f5207f2a49f2f0bbd7}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b9fe651935b1c8d2ef316e2514bf17e}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad65edff6ae9901530fadc85fc4a473bf}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad65edff6ae9901530fadc85fc4a473bf}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69cfc8a5af1ebbf3da2e6ec542dbbb61}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+0}}~(0x0\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54b7707236b2d49d9ffd684b87254659}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+1}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6db35bd687b9dca2cc29cb93c410341b}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+2}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ee2a9068c2cd1a9a14ca53055735fd2}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+3}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac68bcd3b8886b4215530f85c82e77ddc}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+4}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6bd2007f991cdfc3a407f527dd2a67a}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+5}}~(0x5\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb5abf051c589f319fa511d657d16a39}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+6}}~(0x6\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b69dd0b3f60cafa016bcd6b5bf30dbf}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+7}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a464ebf18ac4aa5851b2683ae027ff8}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+8}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeeabf82994437ed9358094e7bd082702}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+9}}~(0x9\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ec71a5c7973dca2767574eee342838}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+10}}~(0x\+AUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc2574c5e3e2a8d0a3ba0c3ba10892a4}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+11}}~(0x\+BUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33c2b9f22004361c069c6cd35d14952}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33c2b9f22004361c069c6cd35d14952}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga548960a115667ff5099c614b1148a8f7}{RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb0a2c25fa13d836b8758e4ff5ca4a58}{RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga548960a115667ff5099c614b1148a8f7}{RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\+\_\+\+CR\+\_\+\+HSIASFS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb0a2c25fa13d836b8758e4ff5ca4a58}{RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad391d41b4b35599354526e328e9a04a4}{RCC\+\_\+\+CR\+\_\+\+HSIKERDY\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade1359542a2b25fc99c7a4efcf429af7}{RCC\+\_\+\+CR\+\_\+\+HSIKERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad391d41b4b35599354526e328e9a04a4}{RCC\+\_\+\+CR\+\_\+\+HSIKERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2cf4f5b87187ad491662f710429e0ad}{RCC\+\_\+\+CR\+\_\+\+HSIKERDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade1359542a2b25fc99c7a4efcf429af7}{RCC\+\_\+\+CR\+\_\+\+HSIKERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga642818e41ebd0c0db522bcc6749231a9}{RCC\+\_\+\+CR\+\_\+\+HSEPRE\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac64b68b84336a18e9f62f6af0de002bf}{RCC\+\_\+\+CR\+\_\+\+HSEPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga642818e41ebd0c0db522bcc6749231a9}{RCC\+\_\+\+CR\+\_\+\+HSEPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\+\_\+\+CR\+\_\+\+HSEPRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac64b68b84336a18e9f62f6af0de002bf}{RCC\+\_\+\+CR\+\_\+\+HSEPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82682b8a392bfa45014d519d8b3bb015}{RCC\+\_\+\+CR\+\_\+\+HSEBYPPWR\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad015a060666f498b3929b19d99340797}{RCC\+\_\+\+CR\+\_\+\+HSEBYPPWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82682b8a392bfa45014d519d8b3bb015}{RCC\+\_\+\+CR\+\_\+\+HSEBYPPWR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8599b4e83ae055056c14289aa1efc71e}{RCC\+\_\+\+CR\+\_\+\+HSEBYPPWR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad015a060666f498b3929b19d99340797}{RCC\+\_\+\+CR\+\_\+\+HSEBYPPWR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefe30dc896a8551c02e495dddf4a2850}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae18406d77831ffad4799394913ca472c}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefe30dc896a8551c02e495dddf4a2850}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdd6049e7fb74d1fb11b66274ba68b60}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdd6049e7fb74d1fb11b66274ba68b60}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8e6193dd0a091a64c687eb2816e79c7}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6143e405db23a48628ba159ca1bae0e5}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8e6193dd0a091a64c687eb2816e79c7}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6143e405db23a48628ba159ca1bae0e5}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce522f77d728bb46bad0f26920879c6}{RCC\+\_\+\+CFGR\+\_\+\+HPREF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d8191ca12e8976359d578be336cba2b}{RCC\+\_\+\+CFGR\+\_\+\+HPREF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce522f77d728bb46bad0f26920879c6}{RCC\+\_\+\+CFGR\+\_\+\+HPREF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76b2dd8508d3b2c44960ec495889c1ed}{RCC\+\_\+\+CFGR\+\_\+\+HPREF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d8191ca12e8976359d578be336cba2b}{RCC\+\_\+\+CFGR\+\_\+\+HPREF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadece2af4b5ed736978258db0d5514568}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+F\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c1b51430f00ea5cf96092bdd259ac9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadece2af4b5ed736978258db0d5514568}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee79017969b06774a311762572d5e018}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c1b51430f00ea5cf96092bdd259ac9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914faa2aaaf06c3b2513514c6f34e3ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+F\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c9ca8f197d505cc4d99c348eef5c5f9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914faa2aaaf06c3b2513514c6f34e3ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccdd9106d94f92f82dbcad4e27082334}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c9ca8f197d505cc4d99c348eef5c5f9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2ea37574c4ff4551a32baa511c9a794}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga514f23373e286ede2b5cc0284317e828}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cbc29d047ec699803a691c9317ef24f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9f087fdb34b3295498a061a7d0f9c7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9f087fdb34b3295498a061a7d0f9c7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2561745be271ee828e26de601f72162d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f01eb2bb4c7d2e1f1e840c0a769e95}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f01eb2bb4c7d2e1f1e840c0a769e95}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga141f250e20c86fe8bfd7298b94c9ce5f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga141f250e20c86fe8bfd7298b94c9ce5f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37a46fade5761ec5777ac5d4be7e00e}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37a46fade5761ec5777ac5d4be7e00e}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6f495943190412c9844f8ca8875e4e1}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6f495943190412c9844f8ca8875e4e1}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga915cd188d7eb7e7dc12d05a229a6be59}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5422b66970132da3343462de20f2597d}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga915cd188d7eb7e7dc12d05a229a6be59}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5422b66970132da3343462de20f2597d}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c18da75896a86f2ce98bc6f6a724375}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c18da75896a86f2ce98bc6f6a724375}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27f679f47e2b8f7fb916eda21b8a75dd}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27f679f47e2b8f7fb916eda21b8a75dd}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4bb16a765fa054058945da510f669d}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4bb16a765fa054058945da510f669d}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd7783765a3a1336b5af70485740edc9}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd7783765a3a1336b5af70485740edc9}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4865182223e73ef6e2a647a888dd34d6}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4865182223e73ef6e2a647a888dd34d6}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4733b5ff45b14ebb2314e0b79093d351}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4733b5ff45b14ebb2314e0b79093d351}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95caf7be8ad13fa41531ac101402e9d5}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf1c00d2272bd0bf2cfca73c4972574}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95caf7be8ad13fa41531ac101402e9d5}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b17e828992b1b4984b39e47e5e20f0}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf1c00d2272bd0bf2cfca73c4972574}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae6bef7c81f7cc1783cd1009ec7f188}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae6bef7c81f7cc1783cd1009ec7f188}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035d773e029fec439d29551774b9304a}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4590e369304fa040f05dadcc99ca6fa5}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4590e369304fa040f05dadcc99ca6fa5}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ffe72cda820cd4ad01701e9f4fdfd2f}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ffe72cda820cd4ad01701e9f4fdfd2f}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54d094b6b47c90dbee84bd224018e019}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54d094b6b47c90dbee84bd224018e019}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\+\_\+\+CIFR\+\_\+\+CSSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf5ed769793b2b0929e760a1f76a72f1}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf5ed769793b2b0929e760a1f76a72f1}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae33c3a5054612b0f09f72d8fdbdf2a77}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae33c3a5054612b0f09f72d8fdbdf2a77}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b3873e100ebe8a67fe148de1c8a9caf}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fae4e0c0deabb9b1f6c7bea04ce59b5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fae4e0c0deabb9b1f6c7bea04ce59b5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ab791dab5d2c0e53094c7150e96eb33}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3f88e4011331898fe8db3bf14f17aad}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3cec1d1765dd7c4f6138c219659243c}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3f88e4011331898fe8db3bf14f17aad}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c0fb2b7bf0723cce7acb83a7026b3}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3cec1d1765dd7c4f6138c219659243c}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga439925a99f08c02cbb88b3b0f62d6db9}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga439925a99f08c02cbb88b3b0f62d6db9}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c463351fe85650ed1f8e1fc9a1ce79d}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47609cc31b2f50e8c5c5868a104584fa}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47609cc31b2f50e8c5c5868a104584fa}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93a9d7d137fc8b7e01af7aabc3d6d42a}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ed1bfd28891cf7dece35090d0c1ce6}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ed1bfd28891cf7dece35090d0c1ce6}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c21ea94e557cddcb31e69b7e5e190c7}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab69c93975fed67f29f1e3624dbca5f80}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab69c93975fed67f29f1e3624dbca5f80}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5effadce798e53ab37c5aea9300b3b23}{RCC\+\_\+\+CICR\+\_\+\+CSSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15ae024de8da6714373fa1e5dccb8766}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15ae024de8da6714373fa1e5dccb8766}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed680945ce75921ac6e96daef1393250}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577ac0ee66f5e320ea4450234e709a03}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577ac0ee66f5e320ea4450234e709a03}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bddafa1b4e2ea7072b2f79b62100daa}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4270aa021ea49bfc7e0f4ef4742f8991}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bddafa1b4e2ea7072b2f79b62100daa}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d0f914dc009b39e72ef3ad2371d2d4b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4270aa021ea49bfc7e0f4ef4742f8991}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga250ad2c8a4d0fbfd4360afcdce858075}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga250ad2c8a4d0fbfd4360afcdce858075}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94f45f591e5e217833c6ab36a958543b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7d11b02af27ce1f373d22277ed350f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb17f567072d723a77a7778ae57b5481}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7d11b02af27ce1f373d22277ed350f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99b497b1c5009c40425325c4f522eed6}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb17f567072d723a77a7778ae57b5481}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac024093274753ec84004ccd0cf657ad1}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27eedf92cf433c581b7526a8f53c359a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac024093274753ec84004ccd0cf657ad1}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5897d8bbf2270b44b9fe6a753358bdc7}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27eedf92cf433c581b7526a8f53c359a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf472350884b76c637d16699f37d80cfa}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa335d9251d3a17e6df1ec64da739fe8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf472350884b76c637d16699f37d80cfa}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd42ee66f9fba88599fe8f5aaef6b368}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa335d9251d3a17e6df1ec64da739fe8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58bce4436ef66aeace166ae6eb316660}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b46261b4159cd6ef1a29ea2845c554d}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58bce4436ef66aeace166ae6eb316660}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7651b356796500e75dd91c480da9929}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b46261b4159cd6ef1a29ea2845c554d}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78958357d7aeba96332fd6366da2de2f}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+PKARST\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca2fece079c4e70a27d6344784199a30}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+PKARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78958357d7aeba96332fd6366da2de2f}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+PKARST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga996ec6a020843d2d1a8d8de1cd76d3c5}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+PKARST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca2fece079c4e70a27d6344784199a30}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+PKARST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd88cb5fdaf0dba52f3fbdd3f4335550}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+AESRST\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf14d9860d6e64c402c9930b83953ebf9}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+AESRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd88cb5fdaf0dba52f3fbdd3f4335550}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+AESRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970773b44f87885bede168088fde6dfe}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+AESRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf14d9860d6e64c402c9930b83953ebf9}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+AESRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dd509d9e047a548ce6498958c25d704}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga840366f1f100d08c34ac05dd1741010e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dd509d9e047a548ce6498958c25d704}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5ff65b79b4c1c59680dcddf827b2e63}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+RNGRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga840366f1f100d08c34ac05dd1741010e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74160018393f61135ec2cf51fe024ff7}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+HSEMRST\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad63d0dd3b4781c41e63086318e93a6}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+HSEMRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74160018393f61135ec2cf51fe024ff7}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+HSEMRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa334f4c21c9982fb78ccf433d4f5ce2a}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+HSEMRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad63d0dd3b4781c41e63086318e93a6}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+HSEMRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65502fd2be8de88ef9cf2337635afb4b}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IPCCRST\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018207b7410af3431adb14fe4e38c84e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IPCCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65502fd2be8de88ef9cf2337635afb4b}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IPCCRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87c70ae599f9ec8e3d600b4d6a56efaa}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IPCCRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018207b7410af3431adb14fe4e38c84e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IPCCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013431ba65ed49541b101eeb4fbefb8e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98e6d3160eaf6659d834e3af9eafe15c}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013431ba65ed49541b101eeb4fbefb8e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90c5ae2ecd0f5e6a9b5795869e7b840b}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FLASHRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98e6d3160eaf6659d834e3af9eafe15c}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27f33ad73bde5cd6cfc8763e8dfe223}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb00e530a3073c366408a20a172f32ea}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27f33ad73bde5cd6cfc8763e8dfe223}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758376045e59857f9dc6ed7f468e0ec1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb00e530a3073c366408a20a172f32ea}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38fe2a93847f953f6f0fc56c34dddf76}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38fe2a93847f953f6f0fc56c34dddf76}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac831cc3b5bb764f02a1c907b144e7879}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e80521a1c72c93b8746f65dfba1ad3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e80521a1c72c93b8746f65dfba1ad3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2041e3692c204790a1a59e658a79d538}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae8ef10452855a9c5e66b7ba1a38fd1f}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d1af736dd0609a32d4e4e901ff93c9}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae8ef10452855a9c5e66b7ba1a38fd1f}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f42bffd8d4f73f45e90f46c82f8aa0}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d1af736dd0609a32d4e4e901ff93c9}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d483b88e795c192e5ba68f000b3e64a}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d483b88e795c192e5ba68f000b3e64a}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf823e6cefe892f2f3f61cc823715f09d}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbcd85d25829e16f05b99770864888f0}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066ecf3af25b719d13e4368775f58160}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbcd85d25829e16f05b99770864888f0}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae73446620656acbc07b76e5ca16616}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066ecf3af25b719d13e4368775f58160}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797b42bf82d69748fedd133ba7889bf4}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DACRST\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga190899b7df6535712086fb8947530f48}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797b42bf82d69748fedd133ba7889bf4}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DACRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ac9782d9b8eb1c46217030c7918c241}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DACRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga190899b7df6535712086fb8947530f48}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DACRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b46581e9a8d02c95657ea106302be32}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af0a2085a4517992d6663c87809948b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b46581e9a8d02c95657ea106302be32}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c97fcae9c4dc38b23b0696850bdb586}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af0a2085a4517992d6663c87809948b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab491896d11848a15cf7c05e81b3c29b9}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2143adec508f5e6c9e8ec950183e195}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab491896d11848a15cf7c05e81b3c29b9}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga950e0ebdf443eafb52d4c05a2b6ea666}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2143adec508f5e6c9e8ec950183e195}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ba1ff2bceeb300b4fab156b2b225e62}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0bd14050c9b631ea341df4f681d725c}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ba1ff2bceeb300b4fab156b2b225e62}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cfe7d437d9aa284b8273d21dd07d289}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0bd14050c9b631ea341df4f681d725c}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aee3673ae716a411134394fe8675c6a}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM3\+RST\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae56702fdbb3eee94f3010cfe68d8a904}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aee3673ae716a411134394fe8675c6a}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM3\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21ff6c1495b2d908538633443525328a}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM3\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae56702fdbb3eee94f3010cfe68d8a904}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM3\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb93c28e2b44e753d961ee83fb829ad0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb93c28e2b44e753d961ee83fb829ad0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1374d6eae8e7d02d1ad457b65f374a67}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3439757d01e0c351ad8bc0193e3d90e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3439757d01e0c351ad8bc0193e3d90e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f284f64839f82231c3e375e01105946}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f284f64839f82231c3e375e01105946}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07b0f4aae1366a80486993aa71c6237}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07b0f4aae1366a80486993aa71c6237}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00df1ed292f19877098c45a1f4bf189b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00df1ed292f19877098c45a1f4bf189b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6df206ccb83c8ab86b100d5525d732bc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6df206ccb83c8ab86b100d5525d732bc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaadade1f8893c466e371f81c563235a8}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+SUBGHZSPIRST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09dd819e9627467a15af184c0de93ad}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+SUBGHZSPIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaadade1f8893c466e371f81c563235a8}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+SUBGHZSPIRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45d4d6b1ef3a1afca20e33182eb11dd0}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+SUBGHZSPIRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09dd819e9627467a15af184c0de93ad}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+SUBGHZSPIRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0114d8249d989c5ab3feac252e30509e}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0114d8249d989c5ab3feac252e30509e}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae07b00778a51a4e52b911aeccb897aba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf754f312ede73c0d5d35e1a08b614f94}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf754f312ede73c0d5d35e1a08b614f94}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf126d856db62a1fbd008cf1036d9fee}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f296ea983cfcbdcfeafe076bddae53}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf126d856db62a1fbd008cf1036d9fee}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9140cc8186bf2029d749f886216bf6ba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f296ea983cfcbdcfeafe076bddae53}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0c26180146aedeec41861fd765a05c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0c26180146aedeec41861fd765a05c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa3d41f31401e812f839defee241df83}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d154920db80ea031a9d2eb90c9248a4}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4555512f6767b69cda6eedddc9bc050e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d154920db80ea031a9d2eb90c9248a4}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bfbb4cc8a71e4f5363da9cdbbe44c8e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4555512f6767b69cda6eedddc9bc050e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceada0ae3ae3ac902ae7700c1158b257}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bc11f38a9a05e29db1fdebd880d943a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceada0ae3ae3ac902ae7700c1158b257}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dc3892056d1c4fb4135d34f8991ee61}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bc11f38a9a05e29db1fdebd880d943a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e74ec3daf6bfd6c27d552092e828c4}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9e42ed2487f18a13a35b391d38d5f1d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e74ec3daf6bfd6c27d552092e828c4}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9a60540411bf01264cf33d2e21c1d7f}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9e42ed2487f18a13a35b391d38d5f1d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f92df176f4d27638bf60bb22a8f2bca}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c4a0bd82d29a4e39bf5ead3bbe26b8e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f92df176f4d27638bf60bb22a8f2bca}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2adba2bde4eee3b85bc4551c18f90113}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c4a0bd82d29a4e39bf5ead3bbe26b8e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6123b83d7aa1f4653f2e3b8408168af5}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c0422d51af0c703adb800a8c9ceabd4}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6123b83d7aa1f4653f2e3b8408168af5}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1c84ae8411820d1e019aba8e4d04f8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+PKAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c0422d51af0c703adb800a8c9ceabd4}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4944eb93596eba94da77be48c71e2f8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb2758900cccacc671782dbe6c915225}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4944eb93596eba94da77be48c71e2f8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga039c4a3599048ff996987805b014e6dd}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+AESEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb2758900cccacc671782dbe6c915225}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce2bf3e23e5f996d6ff531ac099aa93}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f178af175cb26d818a9c90b1fd863d}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce2bf3e23e5f996d6ff531ac099aa93}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8a6c1cb6c72d081011365373fa6ce28}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+RNGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f178af175cb26d818a9c90b1fd863d}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6159342d04b5c1c4d93d796fef9b3bf}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15387f5849a2e91431a487d9bf1be456}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6159342d04b5c1c4d93d796fef9b3bf}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga734c7135543d88e422c8e383a0acc254}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+HSEMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15387f5849a2e91431a487d9bf1be456}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40b2ff1f3aa7fa2f18dde10b98916319}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga779320540431b7ad82062e01c54267fc}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40b2ff1f3aa7fa2f18dde10b98916319}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab078a1498675f499490601641c64404e}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IPCCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga779320540431b7ad82062e01c54267fc}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0178f4e7fbca79e6de7bd2d2fc343dc2}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14b530f48bd021483db50e37fa10d2e}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0178f4e7fbca79e6de7bd2d2fc343dc2}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101ae29bbd0294ac2e855f1a4b99a57b}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FLASHEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14b530f48bd021483db50e37fa10d2e}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11799ecb8ed05c27b1920e1409d5df17}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae497a8de1be77c7bddc50d24d053f976}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11799ecb8ed05c27b1920e1409d5df17}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35c39cf848b783c1173347b3eab56638}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae497a8de1be77c7bddc50d24d053f976}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b71cc7518587a157b6e1889e282d71f}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae46da9c20326d1966a5b2cec86fc3feb}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b71cc7518587a157b6e1889e282d71f}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42855c04d6762b8bb38405b272d53c2a}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae46da9c20326d1966a5b2cec86fc3feb}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga705f261d727107565fe48ee067f63a5b}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcab16c1a9d657a951e90fa8d6c43828}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga705f261d727107565fe48ee067f63a5b}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6baaa6a6e50a3c886060645e721b8059}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcab16c1a9d657a951e90fa8d6c43828}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4dae26bb9441d23ad9c914137f0f45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf16b0b72048819e7bb16d27d861b2e45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4dae26bb9441d23ad9c914137f0f45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeab8cb42b56fe3fb1b489c435792624d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf16b0b72048819e7bb16d27d861b2e45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2358079ec087ab6472d319fa5824bd4d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2358079ec087ab6472d319fa5824bd4d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c4aa6d7faef5906eb6b3041740eeaf}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa64bad4eb07716ffdbe957cbd8bb2f72}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7b43762ccbf1f28880397a02e06e01}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa64bad4eb07716ffdbe957cbd8bb2f72}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab649fa70e41eb9598a6e221ded3c103}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7b43762ccbf1f28880397a02e06e01}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11e13263f86e14d7c48c6ba497fe48f3}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af9b25dc4096d7abb1523cdf097d492}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11e13263f86e14d7c48c6ba497fe48f3}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaf3bfa5d58de3af86363d0080af3f77}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af9b25dc4096d7abb1523cdf097d492}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1934714301456cb5df5183e323ab96b9}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf402ef0571cfe699900a76584d10cb49}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1934714301456cb5df5183e323ab96b9}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85b8956a8ca969b2f74152162cb5f42}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf402ef0571cfe699900a76584d10cb49}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614114ff23ac59faf3d94619a304358c}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c97c589a766bed7d95b0bb45bd6f4d7}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614114ff23ac59faf3d94619a304358c}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf4a600499fdda8c2cbd77c48551272a}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DACEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c97c589a766bed7d95b0bb45bd6f4d7}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57302efec8b59445b289646e467552db}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57302efec8b59445b289646e467552db}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99556515f85f947a8d17dff2fc41c6e1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dc02143dea9a765097801342a3946e5}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6534a027eaf292d920532060d8bb331}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dc02143dea9a765097801342a3946e5}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32d588ba25dd5c68aef752011e77dc24}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6534a027eaf292d920532060d8bb331}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c37dce15fd0a7737e5b93ad2b51b4e8}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae90d6be9c34e3f17e211ad719dec8992}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c37dce15fd0a7737e5b93ad2b51b4e8}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f6f6dcd076ef2dfa6e5824eea79eb6}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae90d6be9c34e3f17e211ad719dec8992}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110bd1ef0f4cb517ecbb292116b2d65c}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8482ee02a1192fd085aadd38add57040}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110bd1ef0f4cb517ecbb292116b2d65c}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4c95d2f646ce8f3500786a7e2adabb}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM3\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8482ee02a1192fd085aadd38add57040}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647548204c379787e9b5ebe366c76b64}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89412c80d4c25a1f0ef77e4fc239ac88}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647548204c379787e9b5ebe366c76b64}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae87d8176007c724d3475084779ab261}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89412c80d4c25a1f0ef77e4fc239ac88}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b330cc86756aa87e3f7466e82eaf64b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b330cc86756aa87e3f7466e82eaf64b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga859b724e17030dc5efe19ff4be52ebed}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga859b724e17030dc5efe19ff4be52ebed}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaece1d96f631bcf146e5998314fd90910}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5668da2c6aba0001d9e4f237ef979d0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5668da2c6aba0001d9e4f237ef979d0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29e566fb62e24640c55693324801d87c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8149dd5d4952f1e7af13283015d6a576}{RCC\+\_\+\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3120e6127ccbfd9736bcd34f1f3d62f2}{RCC\+\_\+\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8149dd5d4952f1e7af13283015d6a576}{RCC\+\_\+\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2169e53b8728c567122e079b9b44e754}{RCC\+\_\+\+APB3\+ENR\+\_\+\+SUBGHZSPIEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3120e6127ccbfd9736bcd34f1f3d62f2}{RCC\+\_\+\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae718584e454c6fb9f73ba37fe6be7aff}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae718584e454c6fb9f73ba37fe6be7aff}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ea798f334e8f107925566ed485f4fa}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee8f7a8895cf17cebb3b751c990c4227}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed651b012fcff622e029937639280c1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee8f7a8895cf17cebb3b751c990c4227}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81c16367d4b828b224260ed3a9c59d32}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed651b012fcff622e029937639280c1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37fb5397658dcee6addee0dc4afd3cf3}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d92806431df63382b11cca0c66f4097}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37fb5397658dcee6addee0dc4afd3cf3}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b169734ea17801cf4a54f41cbed091c}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d92806431df63382b11cca0c66f4097}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a6e1e03746d91fe0d05afc5c405b67}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a6e1e03746d91fe0d05afc5c405b67}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18cd30e2db07ed1781fce4e8e18b328f}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab45aeb135ce4430be6c901a153e153f2}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3039863a420e3704a9e31adc02ade737}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab45aeb135ce4430be6c901a153e153f2}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7c5ac437c8c1e1e29fb49deb9ea0438}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3039863a420e3704a9e31adc02ade737}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b89670325e2370a5301ee665b89a51a}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b89670325e2370a5301ee665b89a51a}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab733b261d50d090870fea09aefdce06c}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdd682f39ca47f2f2dcb80b455961c3}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dde010421ea24731449699ab57a9f78}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdd682f39ca47f2f2dcb80b455961c3}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17fad7faff60c243315a87b719e70a85}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dde010421ea24731449699ab57a9f78}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e4184754a654c67b331a47a0ade2026}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3df86eb67978ce5c6cc4497fa7d0e8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e4184754a654c67b331a47a0ade2026}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee41825be9f5454ad43b57a46b431ebb}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3df86eb67978ce5c6cc4497fa7d0e8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab363422440e0c78acf1cab53f641c7df}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0849f8a9dcd99b9bc6c7174eef34c7}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab363422440e0c78acf1cab53f641c7df}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2554e2c8b6beac26e75e1085a750044b}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+PKASMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0849f8a9dcd99b9bc6c7174eef34c7}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12056960a315f852fa026c25e2c8216}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d8a0ec87435161c347560e7de852095}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12056960a315f852fa026c25e2c8216}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace97624b0868a6bee609fcc1c62badc9}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+AESSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d8a0ec87435161c347560e7de852095}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86af17f399fdb0d32d3261a4c21ea5f8}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d98a855c9368737a83fdb86b4ec708}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86af17f399fdb0d32d3261a4c21ea5f8}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f032fd58dc16bbb9cec1bb86b372675}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+RNGSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d98a855c9368737a83fdb86b4ec708}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47997b3685523f631e8358a10d511259}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb146baa3ff17d2046d2623728212c1}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47997b3685523f631e8358a10d511259}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394845ffa0153e17bd0a9a006cb96c5d}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb146baa3ff17d2046d2623728212c1}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf782f9fa423b743dcd6d9249ae961cbc}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a7c73b36c001a2261c91b948430a149}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf782f9fa423b743dcd6d9249ae961cbc}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4cccd41079756470525097a9d4e170d}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a7c73b36c001a2261c91b948430a149}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada02f5c0371373e2c7784c2dcd500bae}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1facafe6f6ae968b727742e2840ed5a}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada02f5c0371373e2c7784c2dcd500bae}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8682cae3320b0b4e211f394840090e87}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FLASHSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1facafe6f6ae968b727742e2840ed5a}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cfb3ad9771ad52c00234319658b56b8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68935395c485fba8fdec3afe05ebe8f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cfb3ad9771ad52c00234319658b56b8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d842505bcc0da3025254ddb269a15e9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68935395c485fba8fdec3afe05ebe8f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96cc7a1470b7e97f319cd048a59b61f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7721788665ecad0bd19378d5092dacc9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96cc7a1470b7e97f319cd048a59b61f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba29b0b1783537b5bb39f16bb5133df2}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7721788665ecad0bd19378d5092dacc9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae832fbb40bb569a49e87a661684d7a8d}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3efdaf8d838714816da754c9821d9040}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae832fbb40bb569a49e87a661684d7a8d}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga621a11051c943e47a85362c246fb0ab9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3efdaf8d838714816da754c9821d9040}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga357e7a2aad2e331d0ab91e63557b4057}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga357e7a2aad2e331d0ab91e63557b4057}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98961cf211e20217f8c425ee8e3a765}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddc4cccb78af7086bb68d07d65df0d86}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67691a6ace367bfe8e5c7b6423767c1a}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddc4cccb78af7086bb68d07d65df0d86}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39f8464422e00d45a0e09935642d4434}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67691a6ace367bfe8e5c7b6423767c1a}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d90f46c35237c99d227f3b0067692da}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2fda98dc78cf57c35722090e700416e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d90f46c35237c99d227f3b0067692da}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8d6f98a981908753787914859c6a2bd}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2fda98dc78cf57c35722090e700416e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07e48f1fb847391a3db5f63647bc8ba3}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c393395f3f540e117ca2586d4cb3155}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07e48f1fb847391a3db5f63647bc8ba3}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66269496ef83e8b8dcd71e6a23b3b32b}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c393395f3f540e117ca2586d4cb3155}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6b4d47f5f7d464b8e2c54842f914800}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6b4d47f5f7d464b8e2c54842f914800}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43d5aa85facd0822ff2cc8c65d360023}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad671ee8e12bdba8a708ec7366b6dd28e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74d07c2e1f7fef33d68a1a859a0bb01b}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad671ee8e12bdba8a708ec7366b6dd28e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016c38b76fce166ba75608eef5076eed}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DACSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74d07c2e1f7fef33d68a1a859a0bb01b}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac643448a4a7a47a5161d00eb94e3b0cb}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6df08ba98e00061a10143a0a360127a6}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac643448a4a7a47a5161d00eb94e3b0cb}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d18f4cc6afa2fdc830827ffb6abd864}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6df08ba98e00061a10143a0a360127a6}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47ce2b32584e52066edc5903c3281a97}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94d483fb35f102a4053655e82a32b528}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47ce2b32584e52066edc5903c3281a97}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7123f5546354c6f54a7da556953ea9}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94d483fb35f102a4053655e82a32b528}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99573b4062a1a77fe5b77393876d4e7e}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2df5f59330d16dd28f9b60a4618b70}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99573b4062a1a77fe5b77393876d4e7e}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47e5500b85c35340cef2f24a2032d793}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2df5f59330d16dd28f9b60a4618b70}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7f802cc7327680a5004321dbd906fd}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7799fe8a12bc18a4eda48e6aa43fffc3}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7f802cc7327680a5004321dbd906fd}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf8f88d035e2362a6cdcd1ed9b7e4d8}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7799fe8a12bc18a4eda48e6aa43fffc3}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d24d493fc07556e05ec8017ecafbc3}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad92e6d75807875991e7ff41f633328b4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d24d493fc07556e05ec8017ecafbc3}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e4ae13a516accc51c42e7e44c718e5e}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+ADCSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad92e6d75807875991e7ff41f633328b4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga314e3e52efb2f9f0d1d3a425dd782c4b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a300d39481d05a858e932955e81a22b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga314e3e52efb2f9f0d1d3a425dd782c4b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae1e3b41eae334cfbc61cf1eb631d3fb}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a300d39481d05a858e932955e81a22b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa9724f5b4cd57b8ea1ae391d11e3d85}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c3a0d28ba25424e20830078024ec02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa9724f5b4cd57b8ea1ae391d11e3d85}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b9164b500cb287452cfdc01998f95b4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c3a0d28ba25424e20830078024ec02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d781e789b9e8d44e09679e5502bb974}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a58d50d3832c8888a70cba643b79921}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d781e789b9e8d44e09679e5502bb974}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74bf90d8f616371bf41191ee161175e}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a58d50d3832c8888a70cba643b79921}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7081b12aa98f41b1c39adbc76708929f}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70d56a4298409c5a622f07b8b1109eca}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7081b12aa98f41b1c39adbc76708929f}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05cf574d2f74a687a0516d0e17e4a9a}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70d56a4298409c5a622f07b8b1109eca}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d07e6d410ee79acd596fce63e22213}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d07e6d410ee79acd596fce63e22213}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe9b401e98efaa7fb9a2b69852f79ad}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11b11386e08749b0e88cfb550d728f1e}{RCC\+\_\+\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d745d342a7d061b42c66d4761d1008}{RCC\+\_\+\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11b11386e08749b0e88cfb550d728f1e}{RCC\+\_\+\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad892d0236b62c6f0e4425e986f359b}{RCC\+\_\+\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d745d342a7d061b42c66d4761d1008}{RCC\+\_\+\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32f8412a25c5a3b6dd8c8298caca860c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9e7d6c50a746e4438e64d8745fe36}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9e7d6c50a746e4438e64d8745fe36}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c3fac770b150f2989fb4c45648aaed}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9e7d6c50a746e4438e64d8745fe36}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9e7d6c50a746e4438e64d8745fe36}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d032d3d7405a4cb750ac9f5854411d7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1173d664cc90305abccf8c1912e9fb3a}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d032d3d7405a4cb750ac9f5854411d7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3a4ff749a2f0d2b1ff8279a1337b42}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1173d664cc90305abccf8c1912e9fb3a}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7472212ba22371d4f3b9d4246e42b4c5}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d032d3d7405a4cb750ac9f5854411d7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga969c77981f56e4aef89ffbcbd563cb84}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d032d3d7405a4cb750ac9f5854411d7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceeb508ca1ee3c4f0098d9a61db5e489}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00f7894041a687c5edac21bee3099914}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceeb508ca1ee3c4f0098d9a61db5e489}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ae21eb98c76d77916109c378bd1bfe}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00f7894041a687c5edac21bee3099914}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceeb508ca1ee3c4f0098d9a61db5e489}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceeb508ca1ee3c4f0098d9a61db5e489}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d6642e349b787f27dba7198f0a93653}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887e19597291a6e6eee9ac54f5379b86}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1997458797e66d616f898c6be31251}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887e19597291a6e6eee9ac54f5379b86}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142b1e0612bc405fe75254faba0c22de}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac96992db07705f3b653003ff1a599d22}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f96c2a69970f3e336311b7c9d712d3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac96992db07705f3b653003ff1a599d22}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd65a0c9c299318e3aaca57539103513}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f96c2a69970f3e336311b7c9d712d3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0e8aee6feb929026ce03f0e79bfc004}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac96992db07705f3b653003ff1a599d22}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78e9d517a1d55788cd4b9272789106c2}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac96992db07705f3b653003ff1a599d22}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498636c120c410bc350fb8e40303db08}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68ad40708a0463efa8074707594aa855}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498636c120c410bc350fb8e40303db08}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9eaab25edaafed6b067b7fdcb982f33}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68ad40708a0463efa8074707594aa855}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e0ed727cae5d39d8bc65c94a9ce9d8b}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498636c120c410bc350fb8e40303db08}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc1b11ae30a53195d0a67e7236b573b2}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498636c120c410bc350fb8e40303db08}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f7d7b17ba7b99c7fd860d0763a2ff8}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f35429cdd315141b77a741958a38ee}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f7d7b17ba7b99c7fd860d0763a2ff8}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32015d8162b6911bdd716324acabfca9}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f35429cdd315141b77a741958a38ee}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2046ed52b8ab7758a53e6879451cbc0a}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f7d7b17ba7b99c7fd860d0763a2ff8}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3036b5eb8ec5ee22477c4c733164dca3}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f7d7b17ba7b99c7fd860d0763a2ff8}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f78a89df2d046ec244a297d7c69aa6e}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga181454a69be7346fd92c8a4bdae750c7}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f78a89df2d046ec244a297d7c69aa6e}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5f8f606cbe3599836c408a95108b2d6}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga181454a69be7346fd92c8a4bdae750c7}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f48634400b595fe74b932d9b1b743dc}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f78a89df2d046ec244a297d7c69aa6e}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a68dbcf72ded1898d8d273dbb57b55f}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f78a89df2d046ec244a297d7c69aa6e}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09eca5ca06c9d3f7e105c19446e700c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29b65c3f939aa4de02340b35a065ee29}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09eca5ca06c9d3f7e105c19446e700c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ec606efbea74aa3425b7f911f51fe6c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633189360c20cca695d2563349547659}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga386f7904e3c55680f28b2220e3d2c59b}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633189360c20cca695d2563349547659}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00561e6b34b0d94e248814e0276a0501}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga386f7904e3c55680f28b2220e3d2c59b}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa429032e690ebb6caf45448de5f35e3c}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633189360c20cca695d2563349547659}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2e60070f79dc8b06e482fde5968eca0}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633189360c20cca695d2563349547659}{RCC\+\_\+\+CCIPR\+\_\+\+RNGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a5cfcc27fe5e48b07bdf1b26363409d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a5cfcc27fe5e48b07bdf1b26363409d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322dea74a1902218faade21090a3209}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3371131b4dbacbab3f44241f6f05a35d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3371131b4dbacbab3f44241f6f05a35d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga309cd200707f6f378f1370aa6d777d4e}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7a2f99d85fbd26067953bb478b8885f}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac49b675b814f509f86781547f4751937}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7a2f99d85fbd26067953bb478b8885f}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac49b675b814f509f86781547f4751937}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00024b4442989a487ff231d092ee6606}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSRDY\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53cb4ad5969825be21a82867e91b80b9}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00024b4442989a487ff231d092ee6606}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fa26aeb26754b90d6263c17033d7e71}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53cb4ad5969825be21a82867e91b80b9}{RCC\+\_\+\+BDCR\+\_\+\+LSESYSRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9be80b15f761bb4b08800a27c1edc126}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9be80b15f761bb4b08800a27c1edc126}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab489bcd8bef87f479cdcc3802240aa0a}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81519864c39d624341e8e04f1e23a5db}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81519864c39d624341e8e04f1e23a5db}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61f41af14b8bac015a1e50aefc0e1bfe}{RCC\+\_\+\+CSR\+\_\+\+LSIPRE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35a4230e894a9660d7b41b866afe3a41}{RCC\+\_\+\+CSR\+\_\+\+LSIPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61f41af14b8bac015a1e50aefc0e1bfe}{RCC\+\_\+\+CSR\+\_\+\+LSIPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga643ae9a1dae56b0ff84f42aec7ff17a4}{RCC\+\_\+\+CSR\+\_\+\+LSIPRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35a4230e894a9660d7b41b866afe3a41}{RCC\+\_\+\+CSR\+\_\+\+LSIPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga028a2e519dd51f81f858ebd2e82c6cff}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga054a1764497165e83c364efc148f42f0}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga028a2e519dd51f81f858ebd2e82c6cff}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3baa8c9e82bc503b452df7424d2bec4}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+1}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd964f489128d72f66b67a078e2aaf1b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+2}}~(0x5\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fce251b7da2b91fdfaff7c7c6675463}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+4}}~(0x6\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0aee679ac0c83d13430dc45d3b9dd78}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+8}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0d182db34cb96cfba297b643e8a6926}{RCC\+\_\+\+CSR\+\_\+\+RFRSTF\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5699c1434933f8b61d5398d39c5a231}{RCC\+\_\+\+CSR\+\_\+\+RFRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0d182db34cb96cfba297b643e8a6926}{RCC\+\_\+\+CSR\+\_\+\+RFRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213fe07d0cd6f9c53eb47125d17335b}{RCC\+\_\+\+CSR\+\_\+\+RFRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5699c1434933f8b61d5398d39c5a231}{RCC\+\_\+\+CSR\+\_\+\+RFRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15471f738991f731f2afe03eaba33a28}{RCC\+\_\+\+CSR\+\_\+\+RFRST\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00542691aa23e89367ab5099ca7d6454}{RCC\+\_\+\+CSR\+\_\+\+RFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15471f738991f731f2afe03eaba33a28}{RCC\+\_\+\+CSR\+\_\+\+RFRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5f78cc02eba88239e86ec785111f1a}{RCC\+\_\+\+CSR\+\_\+\+RFRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00542691aa23e89367ab5099ca7d6454}{RCC\+\_\+\+CSR\+\_\+\+RFRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1819704ca2e1fef6110a610a26288c}{RCC\+\_\+\+CSR\+\_\+\+RFILARSTF\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7610c3d079832005cc477819351c5668}{RCC\+\_\+\+CSR\+\_\+\+RFILARSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1819704ca2e1fef6110a610a26288c}{RCC\+\_\+\+CSR\+\_\+\+RFILARSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa5fd027880cf5e9285c7583ce3fc2c}{RCC\+\_\+\+CSR\+\_\+\+RFILARSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7610c3d079832005cc477819351c5668}{RCC\+\_\+\+CSR\+\_\+\+RFILARSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74fe64620e45a21f07b5d866909e33cb}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74fe64620e45a21f07b5d866909e33cb}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c08aed9f0628271098706c4b46be813}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c08aed9f0628271098706c4b46be813}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c56149d72620b6632172238d4436a69}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafda021053538c480065d51be88ca8de5}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c56149d72620b6632172238d4436a69}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad882d68a6ab927faf5501cac9758afaa}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaada1e5933af17d3df2343fdd0554eef6}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e81d7410cd6c45d2cbc4e245ae7a22f}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aba9c288fd1f785319506a5704fecb5}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9434b337ee419cd3b7cb6ffec2119cbf}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab185561cca7116d708122dc099de224}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9434b337ee419cd3b7cb6ffec2119cbf}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3752b1f19ae83616941f0f678199b260}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf3085eed86b31885976d3023f24440}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca6f7db5c66d2f8a4eebb6d3b3ed9f2}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6656593fe38f5610bbf69061902ff4a}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae626788ac4cbb5c88d8f452937dcc83c}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPREF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga463492db9868a5336ce77fa8512d9dc1}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPREF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae626788ac4cbb5c88d8f452937dcc83c}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPREF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba06c67175ec0bfc39daf51751f0101}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPREF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga463492db9868a5336ce77fa8512d9dc1}{RCC\+\_\+\+EXTCFGR\+\_\+\+SHDHPREF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga126bd5ead77ad58addfab853d5466688}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPREF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga610bf642264250153df9c3f527a08018}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPREF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga126bd5ead77ad58addfab853d5466688}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPREF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33dca9f8cc601e553b43a14cf8f7201d}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPREF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga610bf642264250153df9c3f527a08018}{RCC\+\_\+\+EXTCFGR\+\_\+\+C2\+HPREF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad58ed87d2333c2441ef953ffea2c70c3}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23115a706a26646b60a3ee37b05b990e}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad58ed87d2333c2441ef953ffea2c70c3}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga770f43f87bb46f0d698718a6f09f5880}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23115a706a26646b60a3ee37b05b990e}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga218cda9bb384904462e1308b82b30436}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035ef6d5823d5fe2837b85b95e9e9bdf}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga218cda9bb384904462e1308b82b30436}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga837800b65f02cd9b7767c97ea446120e}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035ef6d5823d5fe2837b85b95e9e9bdf}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa31015b6f6a1737df33961a9ddd9e4c}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291a1807408f9ad8338c91b589717acd}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa31015b6f6a1737df33961a9ddd9e4c}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad52d1d76e756ce53098bbfb5e7a1039c}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291a1807408f9ad8338c91b589717acd}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b651809e283485b801f94e6ad28dbd3}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0fb2f282cc1e817eb2f3b1bf15c1c3}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b651809e283485b801f94e6ad28dbd3}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70556ca06b7dcb5046189d404614b270}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0fb2f282cc1e817eb2f3b1bf15c1c3}{RCC\+\_\+\+C2\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad034066563c961cc4c6fd6cd2d040494}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3115ba02d95cc771ec56acdd9e287c45}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad034066563c961cc4c6fd6cd2d040494}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ee76ae03ea3356590ed5beb32848078}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3115ba02d95cc771ec56acdd9e287c45}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbf01c3dd3def333766c3ded69a6720c}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1a857cc3e8e810e2323690669edcd6}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbf01c3dd3def333766c3ded69a6720c}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a5bcbcf80a95d6feb2a49f372c4f3b6}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOBEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1a857cc3e8e810e2323690669edcd6}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf92f717ac8d1e9134b0b646bb877e847}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690a9cd086e1e5c1ca85971a2b33e6b9}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf92f717ac8d1e9134b0b646bb877e847}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9da44a75db25cf8d49ee32972b2e8c2e}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690a9cd086e1e5c1ca85971a2b33e6b9}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5f5de52fc9da16e82180fa55f3e6bf4}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8743f31e8d1e24d458e937ba710eef}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5f5de52fc9da16e82180fa55f3e6bf4}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa497328643370b89efbb781d3c41afe2}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOHEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8743f31e8d1e24d458e937ba710eef}{RCC\+\_\+\+C2\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b641d1958c75a4297e567db1d2cd8c8}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a5be6e2b7919b04b0aa3c438d21370d}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b641d1958c75a4297e567db1d2cd8c8}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45623f49edff717be0fff7ad672e6919}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+PKAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a5be6e2b7919b04b0aa3c438d21370d}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+PKAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4696fa1e7682e649d31e79e92b9bede1}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30a0711d42e842bbc3356a5808faf3fc}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4696fa1e7682e649d31e79e92b9bede1}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f52e95e6a7c62c4d06c835ffcb5f1f4}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+AESEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30a0711d42e842bbc3356a5808faf3fc}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+AESEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdb17bbaf9aadac088e36ae97fcfa4c}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8302c0f22c5b26e2f54a402cad7d498}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdb17bbaf9aadac088e36ae97fcfa4c}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade4044f8a7ac69487965d131fce1915b}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+RNGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8302c0f22c5b26e2f54a402cad7d498}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b283359af77059c56249061e9ced3f8}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf7a4d2d83ac599e96a8d9564b501b74}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b283359af77059c56249061e9ced3f8}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf09fa141579765c8c941a6a075838a4b}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+HSEMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf7a4d2d83ac599e96a8d9564b501b74}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+HSEMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cc93b3131025c88f8307e58476f78b7}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c31f25cb6a756b2138a366c871dd70}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cc93b3131025c88f8307e58476f78b7}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09221eb7fcf2f1e50317bce5d7a8cc0f}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+IPCCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c31f25cb6a756b2138a366c871dd70}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+IPCCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3d588f2e3ea3f6a434412569fc0fa3d}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4524f1cf5a9f52a6b016be7ef28e79e5}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3d588f2e3ea3f6a434412569fc0fa3d}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4201ceb5c92e4d733881cf8e43053bca}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+FLASHEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4524f1cf5a9f52a6b016be7ef28e79e5}{RCC\+\_\+\+C2\+AHB3\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2210536f006a5d0c196c0801e221d64f}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa514c6c1463cf8c33766b2f5929d9110}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2210536f006a5d0c196c0801e221d64f}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a742146ce462ec0a12c345e9b58eff2}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+TIM2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa514c6c1463cf8c33766b2f5929d9110}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59beadcb25f9d315976b60292c93c274}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57540278e26c13affec61ac701203b69}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59beadcb25f9d315976b60292c93c274}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaecc68fa829ef66f877dfbfe7ff7fb5}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+RTCAPBEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57540278e26c13affec61ac701203b69}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11bd563fde5beb8f17a36da1b02cc6fe}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25298fc4e22f141b942ec0480e041fab}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11bd563fde5beb8f17a36da1b02cc6fe}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38f927f4bdc0dff24da4be3421ed9e0}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25298fc4e22f141b942ec0480e041fab}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6346f68ef12110f08f9e1957427de811}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c94e7d87d3b3bd130f124e658d775b4}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6346f68ef12110f08f9e1957427de811}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaee5ebe0e87165144c6d9b125a0cef92}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c94e7d87d3b3bd130f124e658d775b4}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf1ea2240bc421ea57da0e67fc2b03c8}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf65ec6fab91e98205f07fe91b208dcba}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf1ea2240bc421ea57da0e67fc2b03c8}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c36a69cadc53e993c872e60d2780d35}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf65ec6fab91e98205f07fe91b208dcba}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2f5a8d68f50c7fdca0c39a780dca78c}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga626056f41903a4bcff773f7b4366416f}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2f5a8d68f50c7fdca0c39a780dca78c}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b72e99b76ea1173c6488623feb18e83}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga626056f41903a4bcff773f7b4366416f}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd6ae9a2d31f36e351e0a4bfedffb653}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f18501382db93e2fbd184175a714bb6}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd6ae9a2d31f36e351e0a4bfedffb653}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e1d2117e8cae87b75050982b506c491}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C3\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f18501382db93e2fbd184175a714bb6}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7acc1bc2ef25673e014281b1110bfd91}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd96e8abdc24ecc268cbeac607e0748}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7acc1bc2ef25673e014281b1110bfd91}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10408fd8134eae4d6b43d05d953e790f}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+DACEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd96e8abdc24ecc268cbeac607e0748}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+DACEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eb490454f4d60ec46a1b600df2232e9}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e1c0e7a4403beba98a711582a059c78}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eb490454f4d60ec46a1b600df2232e9}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14a135771cc8be6286c238b7ad3c64dc}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+LPTIM1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e1c0e7a4403beba98a711582a059c78}{RCC\+\_\+\+C2\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4126938b24ebd19e416a5d182ff30634}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bc4602e7e9793bd27998f500c3b2f4}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4126938b24ebd19e416a5d182ff30634}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae43bcba1bf6870061578492c5e9a9cff}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPUART1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bc4602e7e9793bd27998f500c3b2f4}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga954282d15e5bd025893eeb7d7d044b01}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0096b53d092108c9635b14e194ee145}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga954282d15e5bd025893eeb7d7d044b01}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9158fb7db963b524f163507653e3f1}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0096b53d092108c9635b14e194ee145}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f6ac16d07ea244f5bd8ba37c94b783}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb1278572cd8921f55baf1616bc80ff}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f6ac16d07ea244f5bd8ba37c94b783}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46eead2ebb23f7c7c4772815b08bf98f}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM3\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb1278572cd8921f55baf1616bc80ff}{RCC\+\_\+\+C2\+APB1\+ENR2\+\_\+\+LPTIM3\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69d2f205de64ce995a7a68259a837159}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52b4048627ece66773d133e2640a491e}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69d2f205de64ce995a7a68259a837159}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad41cfd098a65b08d8c8e1fa19a33763a}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+ADCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52b4048627ece66773d133e2640a491e}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+ADCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3115f36419024d18f023fb6dfa6f8dbf}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa807297098ce4746b4406716bd17f504}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3115f36419024d18f023fb6dfa6f8dbf}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cf54f0fc56df920e15911335fa7de5}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa807297098ce4746b4406716bd17f504}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38285a7cb97ff878602f37fa2c914123}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3269571fc32814cafd7b6e758f767581}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38285a7cb97ff878602f37fa2c914123}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52847a04ddc8bd0cefd577d4d3116e3b}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3269571fc32814cafd7b6e758f767581}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac00be36d135f25900f4b37601ff77752}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafad40400f3550357f87028cf0c7590a0}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac00be36d135f25900f4b37601ff77752}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cf5e704b55f9da3426005011bc5e107}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafad40400f3550357f87028cf0c7590a0}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec725720ff6b0270019e566d07bd960c}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d55f7c5adbe89c815368677d5c7ae56}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec725720ff6b0270019e566d07bd960c}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e05111d19230e6b58dc6ec581973fbd}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM16\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d55f7c5adbe89c815368677d5c7ae56}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ba70991b3433d3a2be8d6d46c194fe8}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed336077f5b98a502cedf3d5910c665b}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ba70991b3433d3a2be8d6d46c194fe8}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab295318f0a3d0934eaa25074674e01d}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM17\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed336077f5b98a502cedf3d5910c665b}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga898d56b2d9051d7cd994288dea2a17d8}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bbab45a3f6dbff07f716d7fa099232b}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga898d56b2d9051d7cd994288dea2a17d8}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414d095137132631a1240f0c2f1c180d}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SAI1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bbab45a3f6dbff07f716d7fa099232b}{RCC\+\_\+\+C2\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa89260356573ac00dd24ff57f5c1cb54}{RCC\+\_\+\+C2\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10bc97d197a9685da23592171959d833}{RCC\+\_\+\+C2\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa89260356573ac00dd24ff57f5c1cb54}{RCC\+\_\+\+C2\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f6abd0039ce8065fba80d86b90e3baf}{RCC\+\_\+\+C2\+APB3\+ENR\+\_\+\+SUBGHZSPIEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10bc97d197a9685da23592171959d833}{RCC\+\_\+\+C2\+APB3\+ENR\+\_\+\+SUBGHZSPIEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826c1b736dde604551c4f203288ace9d}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905e04245faab1675be11177862a53f5}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826c1b736dde604551c4f203288ace9d}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae90d2b5e289dbc6c25feca36273b8b2c}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905e04245faab1675be11177862a53f5}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940d8149168702299f5d69198731697d}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24a6532e8940c4cb88643eaf54df5b51}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940d8149168702299f5d69198731697d}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11586655bea159f1d66475d607ff189b}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24a6532e8940c4cb88643eaf54df5b51}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cde21fd1951f20df5678aa780ac8351}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeab561924125aa05028c7e8276a16615}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cde21fd1951f20df5678aa780ac8351}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11d40828416052b51f63511fe910633d}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeab561924125aa05028c7e8276a16615}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf46e663eb11d430866097007c5b3b211}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe3a3c9dfffdf2fce7cf54f006df751a}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf46e663eb11d430866097007c5b3b211}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa653b31a1a0b586271b297ab57a69b77}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+CRCSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe3a3c9dfffdf2fce7cf54f006df751a}{RCC\+\_\+\+C2\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d2289e70fc69b397c54531a01a64c45}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967902ea17fb2a3ff3ba76e4b1035aed}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d2289e70fc69b397c54531a01a64c45}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c52d689695245fe6de16600e7004907}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOASMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967902ea17fb2a3ff3ba76e4b1035aed}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1ee21d0207a4c11a85370b8bc2b3be}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1882970a534b1f5ef6caa4edcbf2aeff}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1ee21d0207a4c11a85370b8bc2b3be}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b46796756eb7f0b2937f163f9a0e644}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOBSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1882970a534b1f5ef6caa4edcbf2aeff}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2f7b38e5737b9798df0231ad84d825}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6751ab8a107d47bf1a2bf2f37e176b0c}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2f7b38e5737b9798df0231ad84d825}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8419ceb2df62f3deb924d6f69d583f1e}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOCSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6751ab8a107d47bf1a2bf2f37e176b0c}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3099cc1ea25b2bb479f74a71622db766}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8b492b5921516c9328e857113b4dc4f}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3099cc1ea25b2bb479f74a71622db766}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2db932971801fa19c17ab5c7dcf064}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOHSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8b492b5921516c9328e857113b4dc4f}{RCC\+\_\+\+C2\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dfe5d0257d1514ce7d7b163899999dc}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf050251a4676d5e4bb48717eaec738e1}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dfe5d0257d1514ce7d7b163899999dc}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacad387ec6fbd9731f397a124d860d4d}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+PKASMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf050251a4676d5e4bb48717eaec738e1}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+PKASMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf54e6f4e258cb9897171fee91ccfce79}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036b141423030f3428051f26bb0d2a0d}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf54e6f4e258cb9897171fee91ccfce79}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7825ccb36161117fd263713b13e4621}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+AESSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036b141423030f3428051f26bb0d2a0d}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+AESSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86e8161c969186b10f12910270fd0a11}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93f574256f38a9e765da9b06c3813fc}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86e8161c969186b10f12910270fd0a11}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad01e52fb65c20005e4f35c8edfb9a34e}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+RNGSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93f574256f38a9e765da9b06c3813fc}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed585ba2e0a718885d8cb6a8b056eec6}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c0dd84693a23a27129f42d56b93422e}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed585ba2e0a718885d8cb6a8b056eec6}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b4a5907c275da4916fa6f6ee1414c5f}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c0dd84693a23a27129f42d56b93422e}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5503e250933d7535bef37796373b9efa}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87563785940d8912f23d63ce7a017130}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5503e250933d7535bef37796373b9efa}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a0538dc5d9d7701cdc36733bbc638b}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87563785940d8912f23d63ce7a017130}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83effc5a67bdec0fbda5d3e3d5b7ef5e}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52169819ca0f1101bcfba4f549343e03}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83effc5a67bdec0fbda5d3e3d5b7ef5e}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0d08782879189500a735a334924a80c}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+FLASHSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52169819ca0f1101bcfba4f549343e03}{RCC\+\_\+\+C2\+AHB3\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7193470602c4a0b0ebd697f8bdbbcd0}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab13595f47cf6b96d2cec76e944883ae9}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7193470602c4a0b0ebd697f8bdbbcd0}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8faabe8b3384c5fcb42d618fddd6c6ee}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab13595f47cf6b96d2cec76e944883ae9}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37ec1f3e61b9b0a21fee1deba173391d}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d962d91032a19ce3d96c8b5f629d5c}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37ec1f3e61b9b0a21fee1deba173391d}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dd4c514c31e6b188e44d3016f900c8b}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d962d91032a19ce3d96c8b5f629d5c}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa86c52d54dd9eeec34eccda65afdd593}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f39d35ecabb162dcd4a518bdfa82aaf}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa86c52d54dd9eeec34eccda65afdd593}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75d8d8d1f8ec13fbd92f7ff8ebf16ae0}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f39d35ecabb162dcd4a518bdfa82aaf}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c3e8f6c2e2e3d478ea7ec861f2ba196}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90e5763eee3a55e0d6397447200fe676}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c3e8f6c2e2e3d478ea7ec861f2ba196}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d8e12fcdd749629572ccebccfbb9feb}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+USART2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90e5763eee3a55e0d6397447200fe676}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4cbb24aac724a9b3ffae3a3e33d751e}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3493a9f8ae924ec8e346ba2dad85dcdf}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4cbb24aac724a9b3ffae3a3e33d751e}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac80a5c8ed94cb5f0920e64d9c6f864b}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3493a9f8ae924ec8e346ba2dad85dcdf}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8518a81a866e470ce929d86670fa5857}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga251a53d5f97aa31f96692d5ad8b9ab44}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8518a81a866e470ce929d86670fa5857}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab908e87f35b4c2c6e4fff57d1cf2eb2a}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga251a53d5f97aa31f96692d5ad8b9ab44}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213c93c303a09ab1a164092d224c355}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga707b8e9c67dfa05bf0dc89e2a98e5cfd}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213c93c303a09ab1a164092d224c355}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga062e23ec655d1d5796e8790e4b4efbdc}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga707b8e9c67dfa05bf0dc89e2a98e5cfd}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a6b74c0974b9221c21945f72bb3983}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfa64a8ac4a2e9a0f30276a60d6c6d9}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a6b74c0974b9221c21945f72bb3983}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga317f3f8c2b5d54c44616e07c977bcddb}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+DACSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfa64a8ac4a2e9a0f30276a60d6c6d9}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+DACSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b3f8984efa1a2b85ddd9122435ccffc}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2dfaea32502ad5e5a1f6c25951d77eb}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b3f8984efa1a2b85ddd9122435ccffc}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87a8ea368851b128fcc401b54e4bc5b}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2dfaea32502ad5e5a1f6c25951d77eb}{RCC\+\_\+\+C2\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c07224fb9531740fe9e3a89f37936a2}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07d9ef11d70a5ebec1c65880126fc9a}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c07224fb9531740fe9e3a89f37936a2}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad283c2ead3a160cc024467bf6544232e}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07d9ef11d70a5ebec1c65880126fc9a}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf15837b74cc2edd7c1000d8dacfe7e32}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e3ff3fb0f1720b598cb9f6ca8d3bb2d}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf15837b74cc2edd7c1000d8dacfe7e32}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eec1b1d853985de923facf6272a61b1}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e3ff3fb0f1720b598cb9f6ca8d3bb2d}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3f9b71528500dab16f44a856cc69f38}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5c3b6eb117fff472bf20e14b5800f4b}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3f9b71528500dab16f44a856cc69f38}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb1a64bfa8f9d160d50918ff0de31ce}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5c3b6eb117fff472bf20e14b5800f4b}{RCC\+\_\+\+C2\+APB1\+SMENR2\+\_\+\+LPTIM3\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf6c43883cb69e7f6d3021be326bfd9e}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac193c78f699738ff292b1561faca96d6}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf6c43883cb69e7f6d3021be326bfd9e}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d4df71b332f0bc510d46421d4566f69}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+ADCSMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac193c78f699738ff292b1561faca96d6}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72f6080d1de9ae8a8184e1402a5a4866}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b719ac7b8b315b5ebbd4c313fcc31b6}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72f6080d1de9ae8a8184e1402a5a4866}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fd19d8441d01dc3ed61a67e05125c5e}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b719ac7b8b315b5ebbd4c313fcc31b6}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga534cee6ee86f7d9466ec3aa527ac7577}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d52b6c0b1544a4f1260fed50dfa844}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga534cee6ee86f7d9466ec3aa527ac7577}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa766166f6c6e2d5975f4c9ca27975158}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+SPI1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d52b6c0b1544a4f1260fed50dfa844}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc669cbdaf3249bd0b5f1e50d300e31}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1c53764395a1cec462ae5e3fd791e6}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc669cbdaf3249bd0b5f1e50d300e31}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b887b1e298963ac3a9d63c47c35998}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+USART1\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1c53764395a1cec462ae5e3fd791e6}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed9735b8a528b79c2f8879dba0b5475}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8190d54b5c1d4ae7d028c768194319e}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed9735b8a528b79c2f8879dba0b5475}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59dbda8326e0d43782cb2fdb87ed699e}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM16\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8190d54b5c1d4ae7d028c768194319e}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697e195696990fa795f26df77fc7e620}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b6951647118ef7eb94ff0bc2cb7d27}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697e195696990fa795f26df77fc7e620}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1249db376b771a171f2638ea1b1ef57a}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM17\+SMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b6951647118ef7eb94ff0bc2cb7d27}{RCC\+\_\+\+C2\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12cb1168d6377d6630b636476f59ae6}{RCC\+\_\+\+C2\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8efb1b62faf7abb0bb17bf980082a32f}{RCC\+\_\+\+C2\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12cb1168d6377d6630b636476f59ae6}{RCC\+\_\+\+C2\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03e9153a887d58582daba79802604e1e}{RCC\+\_\+\+C2\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8efb1b62faf7abb0bb17bf980082a32f}{RCC\+\_\+\+C2\+APB3\+SMENR\+\_\+\+SUBGHZSPISMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5ee87b845c2f084d56f3e6b400e7f00}{RNG\+\_\+\+VER\+\_\+3\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2013ef5a17240897df5b7bf00b7b290}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2013ef5a17240897df5b7bf00b7b290}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee81827bb1d78e84e78a74449c8d56a}{RNG\+\_\+\+CR\+\_\+\+RNGEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1a529728903ae8659aa26f869f6537}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1a529728903ae8659aa26f869f6537}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27424b682bcee7fff22f92a2dbcea57a}{RNG\+\_\+\+CR\+\_\+\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a1a4e767f1958bcce1ed0a8520511f5}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad88c05386f3c90522a77ddd2c44d0a4}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a1a4e767f1958bcce1ed0a8520511f5}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga939fb7e756abc6c84d5f296a80a58716}{RNG\+\_\+\+CR\+\_\+\+CED}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad88c05386f3c90522a77ddd2c44d0a4}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf73d623b2262c9672d3f2195db62156}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a04dc7166f97386a7093bd2da51c7f}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf73d623b2262c9672d3f2195db62156}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9bd247d554dcdae22290ad3f03f4f1e}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a04dc7166f97386a7093bd2da51c7f}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga431aca8de9097a69e53e01bb6324c802}{RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga390aba08e6d93f0fab26690354489af4}{RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga431aca8de9097a69e53e01bb6324c802}{RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab7b5b11136e1898f68611cde2534b0f}{RNG\+\_\+\+CR\+\_\+\+NISTC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga390aba08e6d93f0fab26690354489af4}{RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c4358a9eb19585e9c8033d0bba9e04}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga437a211b15f8489de54807ec1acfb6b9}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c4358a9eb19585e9c8033d0bba9e04}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b0eefb862fa874af0c94fed351abace}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga437a211b15f8489de54807ec1acfb6b9}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5f670d51b5caa513fce24841af422d3}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcbf8d356e20c915b26f77dc02f8fd0}{RNG\+\_\+\+CR\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5f670d51b5caa513fce24841af422d3}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593d66fd2efecf1f0e42686602f56073}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f9e536b44f16691bd667aeb772655d8}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a013efc42b47a3ad70784adcffdee8}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22f23930051262622547034a6d1701e7}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2ea788ed3ec0ea153448db1a490f45}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0347b1446d0f61a949ee2ecc262e5a39}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2ea788ed3ec0ea153448db1a490f45}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87e0bc7b267a7a3a81129c6a58803945}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0347b1446d0f61a949ee2ecc262e5a39}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491f61b6c1539f1a7d1431ed93ca7c8c}{RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1494f75637b432ef11d938f04dfff2f}{RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491f61b6c1539f1a7d1431ed93ca7c8c}{RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f5ed59022928fafd90feb253f102d8}{RNG\+\_\+\+CR\+\_\+\+CONDRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1494f75637b432ef11d938f04dfff2f}{RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga059ce6eea3aa6335644553e9724787ae}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga430eefc807d33b69351af70500a847d8}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga059ce6eea3aa6335644553e9724787ae}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50d47277c0e379e271dd18cbdf9e7371}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga430eefc807d33b69351af70500a847d8}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17cb7add2587efeea18a208c76d73727}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17cb7add2587efeea18a208c76d73727}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54434ed74bdb00fd0f13422d3e85a2fc}{RNG\+\_\+\+SR\+\_\+\+DRDY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga164b5050473dff67a5cd6ca400bb5a89}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga164b5050473dff67a5cd6ca400bb5a89}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bb49d327474c3c61877bb20290f51d0}{RNG\+\_\+\+SR\+\_\+\+CECS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51e0238194c400f9c6ac0b34826e55eb}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51e0238194c400f9c6ac0b34826e55eb}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5562bc13afe295893dc3997a4917fee2}{RNG\+\_\+\+SR\+\_\+\+SECS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga341c152f61c352b96fb0c3c245e3d958}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga341c152f61c352b96fb0c3c245e3d958}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}{RNG\+\_\+\+SR\+\_\+\+CEIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf22f4de968dc9aa29d55760ebdb980}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf22f4de968dc9aa29d55760ebdb980}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6b0e11930f20484f0d0aca79959d9b2}{RNG\+\_\+\+SR\+\_\+\+SEIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627ead841131c575a054e1a2beab8206}{RNG\+\_\+\+DR\+\_\+\+RNDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80a22a8f111a40e41b068180da05e55}{RNG\+\_\+\+DR\+\_\+\+RNDATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627ead841131c575a054e1a2beab8206}{RNG\+\_\+\+DR\+\_\+\+RNDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed022b60786e643a22c2ccfaf15ce821}{RNG\+\_\+\+DR\+\_\+\+RNDATA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80a22a8f111a40e41b068180da05e55}{RNG\+\_\+\+DR\+\_\+\+RNDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfbeb64161b71e74008a73abf1b9d9d6}{RNG\+\_\+\+HTCR\+\_\+\+HTCFG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d9e4249540ed3d7e694cc23f9a00f1e}{RNG\+\_\+\+HTCR\+\_\+\+HTCFG\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfbeb64161b71e74008a73abf1b9d9d6}{RNG\+\_\+\+HTCR\+\_\+\+HTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c36eeaccc9db7003dad3de4ac2c0f4d}{RNG\+\_\+\+HTCR\+\_\+\+HTCFG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d9e4249540ed3d7e694cc23f9a00f1e}{RNG\+\_\+\+HTCR\+\_\+\+HTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2920dc4e941e569491e856c74f655a73}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2920dc4e941e569491e856c74f655a73}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3152952ac385ee1ce8dd868978d3fce9}{RTC\+\_\+\+TR\+\_\+\+PM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad42435e015e9f5052245c366ae08d655}{RTC\+\_\+\+TR\+\_\+\+HT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8211df481853649722383e0d8fb06d5}{RTC\+\_\+\+TR\+\_\+\+HU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64cf91576871a8108d6ee2f48970bb4a}{RTC\+\_\+\+TR\+\_\+\+MNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84e86f4fc04232fd0294966434708e06}{RTC\+\_\+\+TR\+\_\+\+MNU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae39b22025a36d1e4e185e4be2bf326f}{RTC\+\_\+\+TR\+\_\+\+ST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747711823db36121b78c0eebb6140ca1}{RTC\+\_\+\+TR\+\_\+\+SU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14d55b6d841825ec65736e08c09b1d83}{RTC\+\_\+\+DR\+\_\+\+YT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{RTC\+\_\+\+DR\+\_\+\+YU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f46c349f75a31973e094729fe96543f}{RTC\+\_\+\+DR\+\_\+\+WDU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d26f621d89bd024ff988b5ecab316ab}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d26f621d89bd024ff988b5ecab316ab}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{RTC\+\_\+\+DR\+\_\+\+MT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9221f60ccf3581f3c543fdedddf4372}{RTC\+\_\+\+DR\+\_\+\+MU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52e40cec8161ee20176d92d547fef350}{RTC\+\_\+\+DR\+\_\+\+DT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba04cbc99cf442c7e6155bef625c5663}{RTC\+\_\+\+DR\+\_\+\+DU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3881f27b6c7a5c7609b1393682144aed}{RTC\+\_\+\+SSR\+\_\+\+SS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50176e9aad653ce5f16828a686a4cd5c}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50176e9aad653ce5f16828a686a4cd5c}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7330d8e1bf26d8feba7281a69360a24}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e87b1054f7d6d31d0316610dd1d3adf}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3be04ccd06ecb73337fbd19d2f45302}{RTC\+\_\+\+ICSR\+\_\+\+BCDU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e87b1054f7d6d31d0316610dd1d3adf}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47ddab747991ee6bc8f8d37bc992cc20}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8f98a8acd48d640e0397dfaf6711c9f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5faaa650ca92652bab813e51a143510c}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{RTC\+\_\+\+ICSR\+\_\+\+BCDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d342bca9545a97cbeb15feef0a44d7f}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962f17dbed64aef82f75e587237e3dee}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d342bca9545a97cbeb15feef0a44d7f}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa339d405bf40e0930be28682b0405a65}{RTC\+\_\+\+ICSR\+\_\+\+BIN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962f17dbed64aef82f75e587237e3dee}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6f0904f5c4f495878cb156fd9381204}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d342bca9545a97cbeb15feef0a44d7f}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad886bee901cd3a7377c6e00d7cbb175a}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d342bca9545a97cbeb15feef0a44d7f}{RTC\+\_\+\+ICSR\+\_\+\+BIN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed522c953adf878e7de8a4ee40c77b27}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076ecc3440d5d0779a7e753e29ac926c}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed522c953adf878e7de8a4ee40c77b27}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2237e7a42cee007a2619d3b330f4da98}{RTC\+\_\+\+ICSR\+\_\+\+INIT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076ecc3440d5d0779a7e753e29ac926c}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4160e0bca02137c4125d8a420fcae95}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c75b70ae25fadedf156679b7c1f54f3}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4160e0bca02137c4125d8a420fcae95}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga924a779262e796d444ee731b37055e48}{RTC\+\_\+\+ICSR\+\_\+\+INITF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c75b70ae25fadedf156679b7c1f54f3}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc3f013ee9718ae69dd861c899a78a7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaead30cc12241f79f3c83a3a751d67fb7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc3f013ee9718ae69dd861c899a78a7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga271ed3f5bed03ab8a770cccb6647358b}{RTC\+\_\+\+ICSR\+\_\+\+RSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaead30cc12241f79f3c83a3a751d67fb7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c0d3a3ca75b3e47d19ec237f07ac26}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga710097f165af57b70e8bf5569c207a52}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c0d3a3ca75b3e47d19ec237f07ac26}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a9c92642fb82b05bcf144d455facf2e}{RTC\+\_\+\+ICSR\+\_\+\+INITS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga710097f165af57b70e8bf5569c207a52}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1b13041150c5a3fa4ca1e9b7b6882b1}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad828a4fea03ed6b0814754612bdbe55}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1b13041150c5a3fa4ca1e9b7b6882b1}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a9b5897c45588cbb494d9bc3b39387}{RTC\+\_\+\+ICSR\+\_\+\+SHPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad828a4fea03ed6b0814754612bdbe55}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17987642401a314f72e2415d10485fa1}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b8844955c31310a194adcc869f93536}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17987642401a314f72e2415d10485fa1}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5694e6cd5c02911c3128555910debb80}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b8844955c31310a194adcc869f93536}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8240c029696ad91531c3fec1ef1e7fe}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8240c029696ad91531c3fec1ef1e7fe}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad248dca1e9532ba31f98d3ec9d2f8711}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga234f46098c91b34aa12502d70cdb93bf}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga234f46098c91b34aa12502d70cdb93bf}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17bbd4e569a76446df089752cb41b1cb}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7651fbee7e05b947c7ed81e392368b}{RTC\+\_\+\+WUTR\+\_\+\+WUTOCLR\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93996984c4f75c28a06a588cee78e0d0}{RTC\+\_\+\+WUTR\+\_\+\+WUTOCLR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7651fbee7e05b947c7ed81e392368b}{RTC\+\_\+\+WUTR\+\_\+\+WUTOCLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15f1c5539ddc691253da6c14fc6abc2e}{RTC\+\_\+\+WUTR\+\_\+\+WUTOCLR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93996984c4f75c28a06a588cee78e0d0}{RTC\+\_\+\+WUTR\+\_\+\+WUTOCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae50a0fcd154d36aa0b506a875e8d100e}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae50a0fcd154d36aa0b506a875e8d100e}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e412c1448a7e20974f5b46129799eeb}{RTC\+\_\+\+WUTR\+\_\+\+WUT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcff87e504709eb31156bb980f8d800f}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1e09851eac67b59b566fa6441300795}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcff87e504709eb31156bb980f8d800f}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17707eb6fa39c0b51d394b5a0e9c144e}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1e09851eac67b59b566fa6441300795}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb10ba165961aa26608a5df7c063fcb2}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb10ba165961aa26608a5df7c063fcb2}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga892e6abf4b08f178e932c3ca2aa4f391}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9598152eafcb76c4bc6a8aa2e7c6eaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7bb33cdcb9312219a2a26a247935c47}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9598152eafcb76c4bc6a8aa2e7c6eaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352a9cb8aec3a7a72a1fe42522d60a7e}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7bb33cdcb9312219a2a26a247935c47}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1335a4ec133e9130fc231e7c4ec96307}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cdda7d78995d333a42e9436d5781882}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1335a4ec133e9130fc231e7c4ec96307}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dec31097c149b56a79149ba888e2dfa}{RTC\+\_\+\+CR\+\_\+\+TAMPOE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cdda7d78995d333a42e9436d5781882}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7b6f0a7ee505af1b1c7c24eb2be3984}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga714da5ae67763afbbf7370bcfe17c5f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7b6f0a7ee505af1b1c7c24eb2be3984}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9951b9b5ab363c7c68e6b95418be1f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga714da5ae67763afbbf7370bcfe17c5f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe2238e3fe7714652026804af576d1f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe2238e3fe7714652026804af576d1f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe4c391ecbb12afa9d760cf4073dc3b}{RTC\+\_\+\+CR\+\_\+\+ITSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12e2706cb9754f06d60cb87d3ec364ac}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12e2706cb9754f06d60cb87d3ec364ac}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdfa862acfa6068b7ba847f77269d60}{RTC\+\_\+\+CR\+\_\+\+COE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f81115ef3fd366de73e84ab667d369b}{RTC\+\_\+\+CR\+\_\+\+OSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013304c1d6002a7c9ec57de637def511}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013304c1d6002a7c9ec57de637def511}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f21b5adadbcc5eb255683d5decc9cb}{RTC\+\_\+\+CR\+\_\+\+POL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ae962f1f8c748682a3136ea5ab76e1}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ae962f1f8c748682a3136ea5ab76e1}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga197c587884b9c1dcb2970e9ec2589b41}{RTC\+\_\+\+CR\+\_\+\+COSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd9f44a96fafedd6c89600a0a14fe87f}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd9f44a96fafedd6c89600a0a14fe87f}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e7a474de1a01816bc9d9b6fa7272289}{RTC\+\_\+\+CR\+\_\+\+BKP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7614f35a94291525f1dd8cc8f41f960f}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7614f35a94291525f1dd8cc8f41f960f}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{RTC\+\_\+\+CR\+\_\+\+SUB1H}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04a33865dc30af95c633750711fc6d0}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04a33865dc30af95c633750711fc6d0}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae1a8439d08e28289398dcf3c2b4b47b}{RTC\+\_\+\+CR\+\_\+\+ADD1H}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82db8f745799c761201a13235132a700}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82db8f745799c761201a13235132a700}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1432b0a0a031fe1143d153fe3073d7d2}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1432b0a0a031fe1143d153fe3073d7d2}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad21245a52288246fbca5b954f38c65e8}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad21245a52288246fbca5b954f38c65e8}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd69cebbc7fc4a81655a7e53a7284b70}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd69cebbc7fc4a81655a7e53a7284b70}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{RTC\+\_\+\+CR\+\_\+\+TSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf919254119ed634798f3b936dc01e66d}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf919254119ed634798f3b936dc01e66d}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga061be0d3cdea721e5cb695cda0699bc3}{RTC\+\_\+\+CR\+\_\+\+WUTE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae534f6bb5933c05bc2b63aa70907bfb2}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae534f6bb5933c05bc2b63aa70907bfb2}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17d0850002ed42742ff75a82dc4e8586}{RTC\+\_\+\+CR\+\_\+\+ALRBE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8cdeac61f06e4737800b64a901d584}{RTC\+\_\+\+CR\+\_\+\+ALRAE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07cfe46e6e2f7e1b24044b8a1db3dec1}{RTC\+\_\+\+CR\+\_\+\+SSRUIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11ee814f70b0ea838a22d2a80ca84c88}{RTC\+\_\+\+CR\+\_\+\+SSRUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07cfe46e6e2f7e1b24044b8a1db3dec1}{RTC\+\_\+\+CR\+\_\+\+SSRUIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf20ad2421dd28e8359f7d0623cab7a66}{RTC\+\_\+\+CR\+\_\+\+SSRUIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11ee814f70b0ea838a22d2a80ca84c88}{RTC\+\_\+\+CR\+\_\+\+SSRUIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262f18e12c214c9f172860b3a1234f0e}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262f18e12c214c9f172860b3a1234f0e}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2706e31a1bc8d95b682fe47611e0dd3}{RTC\+\_\+\+CR\+\_\+\+FMT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace008c8514db9131ae301e7577979130}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace008c8514db9131ae301e7577979130}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34d50a3eff3364e6da4fefed9962a054}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae970d1c321c777685111e4a4f70ce44c}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae970d1c321c777685111e4a4f70ce44c}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga646ef1071cacc2d30bbef5597c817021}{RTC\+\_\+\+CR\+\_\+\+REFCKON}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18a34610d5a2a22e66b027341ac6191b}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18a34610d5a2a22e66b027341ac6191b}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad076bde34be7d24f088fd2c003b7a7f7}{RTC\+\_\+\+CR\+\_\+\+TSEDGE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54a2d55571417d9dfb05826b40d997b0}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8567138f5a3dddde68b6cdda56e41846}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8567138f5a3dddde68b6cdda56e41846}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d21f29da0e92b2744719aab37278b07}{RTC\+\_\+\+WPR\+\_\+\+KEY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5458d41d3893259a7c1adcb12626552d}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5458d41d3893259a7c1adcb12626552d}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b13b9724302c25fbca76684f5968528}{RTC\+\_\+\+CALR\+\_\+\+CALP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28f8c7f5f5bf772c81170a2eab055557}{RTC\+\_\+\+CALR\+\_\+\+CALW8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac54a062e43b815b226acdb30888ca9}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac54a062e43b815b226acdb30888ca9}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e3f4cfc489f57c1b4c10c656fcf3e28}{RTC\+\_\+\+CALR\+\_\+\+LPCAL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6ebf22c67c63382b41ffb3cae443e5f}{RTC\+\_\+\+CALR\+\_\+\+LPCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92afb25b6a5b1e58b8a558cc7be51447}{RTC\+\_\+\+CALR\+\_\+\+LPCAL\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6ebf22c67c63382b41ffb3cae443e5f}{RTC\+\_\+\+CALR\+\_\+\+LPCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92afb25b6a5b1e58b8a558cc7be51447}{RTC\+\_\+\+CALR\+\_\+\+LPCAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70857526590d6f7e25d9551187105583}{RTC\+\_\+\+CALR\+\_\+\+CALW16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{RTC\+\_\+\+CALR\+\_\+\+CALM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0fdeb64a850c9840a1c140203e61d2f}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0fdeb64a850c9840a1c140203e61d2f}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fee932563d21382db9ecad458356af2}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{RTC\+\_\+\+TSTR\+\_\+\+PM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5765274cda5284899563191cb505235a}{RTC\+\_\+\+TSTR\+\_\+\+HT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{RTC\+\_\+\+TSTR\+\_\+\+HU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9743a3843868c712945a7c408183ad73}{RTC\+\_\+\+TSTR\+\_\+\+MNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64b186af486822cc015cfec613f5cba9}{RTC\+\_\+\+TSTR\+\_\+\+MNU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbdebcd1da2ea191cca51c222345f15}{RTC\+\_\+\+TSTR\+\_\+\+ST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0d8fa76d45faccfe931d6227b29565a}{RTC\+\_\+\+TSTR\+\_\+\+SU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c76ea431470b87f22e7854bd5438d2f}{RTC\+\_\+\+TSDR\+\_\+\+WDU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b1a8d81075b72d48e99990de9a22f98}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b1a8d81075b72d48e99990de9a22f98}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bce43482443f2038a8eebc681067dd7}{RTC\+\_\+\+TSDR\+\_\+\+MT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5912337df16624b4703d2065c5fdf4}{RTC\+\_\+\+TSDR\+\_\+\+MU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39c9ff61f3b622b829aa9354ca84e44e}{RTC\+\_\+\+TSDR\+\_\+\+DT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace7ca73ebca21ed3a17315f06757042a}{RTC\+\_\+\+TSDR\+\_\+\+DU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac381e2fe1c99a95a6a41f1845d6f207f}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac381e2fe1c99a95a6a41f1845d6f207f}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{RTC\+\_\+\+TSSSR\+\_\+\+SS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd589f750a310c033dafdab213642649}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd589f750a310c033dafdab213642649}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7fdc1719b3159e099c3979da26dd92}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga934ea7910b5f5988f6c46ae4703dc29b}{RTC\+\_\+\+ALRMAR\+\_\+\+DT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga784589946bdf3ca0d675cc22d9bafbbf}{RTC\+\_\+\+ALRMAR\+\_\+\+DU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4744abec80afe01487c6133d9325f47b}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4744abec80afe01487c6133d9325f47b}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85bfa4c2296c553269373a411323b21f}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85bfa4c2296c553269373a411323b21f}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab68dc30427951b19aecf399b0ae2900}{RTC\+\_\+\+ALRMAR\+\_\+\+PM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55bc04190e9eaa916144fa2d1777cbfb}{RTC\+\_\+\+ALRMAR\+\_\+\+HT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491fda42cfad244596737347fe157142}{RTC\+\_\+\+ALRMAR\+\_\+\+HU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87ea1c4a907654aa4565047647afa30}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87ea1c4a907654aa4565047647afa30}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga478d62d55a42779c558e9ba16aec74cc}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22d67ff770aa27509d79afde1865c845}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbad0bb69a65557c15042154b66eab52}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbad0bb69a65557c15042154b66eab52}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8862250866a358ff3095852f45a160c1}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b623884457edb89f48a2a100aff183a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ec4171be73457bc3dba78bd246e35b}{RTC\+\_\+\+ALRMAR\+\_\+\+SU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e05049e458b4f751f0caeba13fa3d7b}{RTC\+\_\+\+ALRMASSR\+\_\+\+SSCLR\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2592fc3584f9ffd9b2343223a40a9142}{RTC\+\_\+\+ALRMASSR\+\_\+\+SSCLR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e05049e458b4f751f0caeba13fa3d7b}{RTC\+\_\+\+ALRMASSR\+\_\+\+SSCLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a3b78ff4abb4ed79450ad67cc6705e}{RTC\+\_\+\+ALRMASSR\+\_\+\+SSCLR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2592fc3584f9ffd9b2343223a40a9142}{RTC\+\_\+\+ALRMASSR\+\_\+\+SSCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafad644abdc92aa8681faa640167bf122}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a50d464153b10422f4a2501b5a2fd02}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c69419fc862f5012e842942dd755be}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c69419fc862f5012e842942dd755be}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a6b683531fded4e2a77d047da7eb203}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2383d51761039ce9b70e6a33bfde165a}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2383d51761039ce9b70e6a33bfde165a}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga934df96e83f72268528e62c55c03b50d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac975a5ed682b832e8600dba67aa9ad37}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac975a5ed682b832e8600dba67aa9ad37}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3acc5db599b055a0c1eca04024bf0285}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{RTC\+\_\+\+ALRMBR\+\_\+\+DT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0beeb5e7c9237d688d5784dba0a5c671}{RTC\+\_\+\+ALRMBR\+\_\+\+DU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2424f9d237a98722a6276d7effa078b7}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2424f9d237a98722a6276d7effa078b7}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca7cd93178102c8769d0874d5b8394c4}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b091bf9f116760614f434cd54a8132e}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b091bf9f116760614f434cd54a8132e}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fc947f41bd2a091b13ffeff4312b67b}{RTC\+\_\+\+ALRMBR\+\_\+\+PM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552fbb873fbab8cefd1c5c3536d0989d}{RTC\+\_\+\+ALRMBR\+\_\+\+HT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{RTC\+\_\+\+ALRMBR\+\_\+\+HU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c08763995ee18cb34d7dd04a8f2d0}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c08763995ee18cb34d7dd04a8f2d0}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga124c24eb148681777758f1298776f5a1}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05e2ef0960c04023b98a104202f44571}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46564dcbbf9eec8854fa091155045f90}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46564dcbbf9eec8854fa091155045f90}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa472193eb2ace80c95874c850236b489}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7a6c70156cd32b6aa855e4f2e32406c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{RTC\+\_\+\+ALRMBR\+\_\+\+SU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8709fd991a2553ae0da5afc84a0ee174}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SSCLR\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga835d26685ca0d6ace9bb5c79094ec55f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SSCLR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8709fd991a2553ae0da5afc84a0ee174}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SSCLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87b525a75b9b335a7906f505c9d4c272}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SSCLR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga835d26685ca0d6ace9bb5c79094ec55f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SSCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf287b0ec7dbf8e9d436cb78da287b244}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0401de63b77bb0399184b5416507af06}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4776562303444b771820c7bd873e4a8b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f2a25c58bddba6df25d75825eff3f76}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f2a25c58bddba6df25d75825eff3f76}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33ae74f38392431aa631d397a7e7c305}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab771340c759c8de0946e2584bd987374}{RTC\+\_\+\+SR\+\_\+\+SSRUF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01d673f9aa6265d6c955c4de9084a01a}{RTC\+\_\+\+SR\+\_\+\+SSRUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab771340c759c8de0946e2584bd987374}{RTC\+\_\+\+SR\+\_\+\+SSRUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdbd8603fca808763541fd80ea473aed}{RTC\+\_\+\+SR\+\_\+\+SSRUF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01d673f9aa6265d6c955c4de9084a01a}{RTC\+\_\+\+SR\+\_\+\+SSRUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga465a7af4efbcfba11a655a4aa31cfee1}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81891aaef2c521eded8936e0679291e}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga465a7af4efbcfba11a655a4aa31cfee1}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga051aaf50556af76e42bc4dd4e4638c12}{RTC\+\_\+\+SR\+\_\+\+ITSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81891aaef2c521eded8936e0679291e}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab93a5efd62091459bba0dc124118208c}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab93a5efd62091459bba0dc124118208c}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e28555498ebc7a3adaa36d0a8ce034}{RTC\+\_\+\+SR\+\_\+\+TSOVF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74bf968b86cf3d5a193b9ac2c29e48d4}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fa320df04dd6aaa354e6b126d438c6}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74bf968b86cf3d5a193b9ac2c29e48d4}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7865113a9ca4faf8697aa627263cee39}{RTC\+\_\+\+SR\+\_\+\+TSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fa320df04dd6aaa354e6b126d438c6}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209d901c04142c5c4ce7f735837872c2}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209d901c04142c5c4ce7f735837872c2}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565cba919762e70a1b454088efd8b1d6}{RTC\+\_\+\+SR\+\_\+\+WUTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7492a36d99bde2ed3c4dccaf63bd55}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1123177d64462e844b9c7f164b7de7c2}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7492a36d99bde2ed3c4dccaf63bd55}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8259e3d637a017694fe4f3da856935c}{RTC\+\_\+\+SR\+\_\+\+ALRBF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1123177d64462e844b9c7f164b7de7c2}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3c2c59753defddeca43e3c8d24e433a}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb46128a8239337e94bbfac6690a0af}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3c2c59753defddeca43e3c8d24e433a}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b04b7a9446308cba84f39750d3baa0}{RTC\+\_\+\+SR\+\_\+\+ALRAF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb46128a8239337e94bbfac6690a0af}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9300d1c68a27b6d799e499fd91709eec}{RTC\+\_\+\+MISR\+\_\+\+SSRUMF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58d9ae85355e773779d80263e06466e0}{RTC\+\_\+\+MISR\+\_\+\+SSRUMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9300d1c68a27b6d799e499fd91709eec}{RTC\+\_\+\+MISR\+\_\+\+SSRUMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54522f8ed45b86bcdd4d256193ca09ca}{RTC\+\_\+\+MISR\+\_\+\+SSRUMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58d9ae85355e773779d80263e06466e0}{RTC\+\_\+\+MISR\+\_\+\+SSRUMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8263ba3c5adbb4961d2f71e5b70c058a}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c52bfbe4e94b40097306250c3ce42e7}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8263ba3c5adbb4961d2f71e5b70c058a}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae02773c131960b4ea7475826c66b299b}{RTC\+\_\+\+MISR\+\_\+\+ITSMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c52bfbe4e94b40097306250c3ce42e7}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c8c7907f21ae6b5ca21cc07dce2c24}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7557aba50812f83d7e3d64efc2b0e22}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c8c7907f21ae6b5ca21cc07dce2c24}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19476acd98d995ca756b10d69efa0f2}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7557aba50812f83d7e3d64efc2b0e22}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga685343741e9e0532c2b01e177aef712a}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8dd591b72d4d45b04420d10a71acd75}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga685343741e9e0532c2b01e177aef712a}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0a16f21d19b5309e896a2bd3f6186c6}{RTC\+\_\+\+MISR\+\_\+\+TSMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8dd591b72d4d45b04420d10a71acd75}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c7ea91b99c4a0af4b9cc146ffecfb6}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab71ca623f558f420eeba943e8644047d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c7ea91b99c4a0af4b9cc146ffecfb6}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cc34e442f8c4ac7c265e0a0612e427d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab71ca623f558f420eeba943e8644047d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae91deba66095810be3699329adb07b42}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32836d22c582dca1dc6dfd782b90772f}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae91deba66095810be3699329adb07b42}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4065ac6def0b83a06c36826215aa8441}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32836d22c582dca1dc6dfd782b90772f}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dc7029de1c88893ea5ad44f1539d821}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8ad43f9def2d370536f8ef8a067fc04}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dc7029de1c88893ea5ad44f1539d821}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78f69a35969eedc5c6b838b7e34ade57}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8ad43f9def2d370536f8ef8a067fc04}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2145c84456b4642590761d5290679d8}{RTC\+\_\+\+SCR\+\_\+\+CSSRUF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga539d819aba60e8fbf530b02d7fe9c7e2}{RTC\+\_\+\+SCR\+\_\+\+CSSRUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2145c84456b4642590761d5290679d8}{RTC\+\_\+\+SCR\+\_\+\+CSSRUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad33d71846cc222265ab3b2d2548cfc1f}{RTC\+\_\+\+SCR\+\_\+\+CSSRUF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga539d819aba60e8fbf530b02d7fe9c7e2}{RTC\+\_\+\+SCR\+\_\+\+CSSRUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdd2ccf0f8cb2b36368c889092b46ca6}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100b31a68264780c2c717f050041c85a}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdd2ccf0f8cb2b36368c889092b46ca6}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375ec23d31dff4d3fdf77bfc79b8744d}{RTC\+\_\+\+SCR\+\_\+\+CITSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100b31a68264780c2c717f050041c85a}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7cf4a0915e43c36cf38100e7d212168}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae360137d8b42a9ab4dbe5ec5908a859}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7cf4a0915e43c36cf38100e7d212168}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae158f920db6192a5cea298c413eaa638}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae360137d8b42a9ab4dbe5ec5908a859}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaddacdefbeab0f3c1dc8b5f35e33b12}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaddacdefbeab0f3c1dc8b5f35e33b12}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf0454cf14feb21eea98dde44587346}{RTC\+\_\+\+SCR\+\_\+\+CTSF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae582b4de4e95680fd5380ddccb3179a1}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab69e8ae28c1b4ab6c572fad95afdd943}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae582b4de4e95680fd5380ddccb3179a1}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b90f9a88cae4496854e72899c27b71b}{RTC\+\_\+\+SCR\+\_\+\+CWUTF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab69e8ae28c1b4ab6c572fad95afdd943}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5256f5a312640a5b3fbb85bc193b383}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3ba328a0b2f55206a006575b7df4e1}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5256f5a312640a5b3fbb85bc193b383}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd1312fe3012372d9559db7a11150343}{RTC\+\_\+\+SCR\+\_\+\+CALRBF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3ba328a0b2f55206a006575b7df4e1}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d1d090c911dc85319b1c277b9eaafe}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaab8e18576cf9f38319bef566fc76b9}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d1d090c911dc85319b1c277b9eaafe}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8689ea45bac4bd6c90fb459de3c59e2d}{RTC\+\_\+\+SCR\+\_\+\+CALRAF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaab8e18576cf9f38319bef566fc76b9}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac010586ba3b749a383e7538571b737a}{RTC\+\_\+\+ALRABINR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291e0f6e82135295e3d029892718edbb}{RTC\+\_\+\+ALRABINR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac010586ba3b749a383e7538571b737a}{RTC\+\_\+\+ALRABINR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac31dc4e9a730d573be0ea165503c001e}{RTC\+\_\+\+ALRABINR\+\_\+\+SS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291e0f6e82135295e3d029892718edbb}{RTC\+\_\+\+ALRABINR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08506b8aba79d5b01f27acf519b82487}{RTC\+\_\+\+ALRBBINR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64da3ea00a7cd521212a2fb595026fe9}{RTC\+\_\+\+ALRBBINR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08506b8aba79d5b01f27acf519b82487}{RTC\+\_\+\+ALRBBINR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad144d8d4966c7ef120c85fb4ad3c280b}{RTC\+\_\+\+ALRBBINR\+\_\+\+SS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64da3ea00a7cd521212a2fb595026fe9}{RTC\+\_\+\+ALRBBINR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd3274c0dce6293370773c5050f9c4be}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd3274c0dce6293370773c5050f9c4be}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27567886a2c76d088e01ad16851cdb71}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27567886a2c76d088e01ad16851cdb71}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5515b536f82c1d91a64bd534030284}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5515b536f82c1d91a64bd534030284}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga982b564879d1dc60a3be787409df0c27}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga982b564879d1dc60a3be787409df0c27}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99cf4909aa9307e01f61645451a9d0e}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99cf4909aa9307e01f61645451a9d0e}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2909290fab17ee930afc335811f574c}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2909290fab17ee930afc335811f574c}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e0d520a4bc6e5d181cfab0156888df5}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e0d520a4bc6e5d181cfab0156888df5}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\+\_\+\+CR1\+\_\+\+CRCL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2975c27caad9e31aad719d78d591ac1d}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2975c27caad9e31aad719d78d591ac1d}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3d219a0dd2637fb87e10a081f4a298}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3d219a0dd2637fb87e10a081f4a298}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\+\_\+\+CR2\+\_\+\+NSSP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\+\_\+\+CR2\+\_\+\+DS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c8b0bd4da867611af0da029844516da}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a617224e715578574d6ecd4218624e}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadab568575d59e159d7b607216a02c802}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05715df3b87f83b5caf3509e7b2eb34}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8140a279ef9c9bcbf108177185b95ee7}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8140a279ef9c9bcbf108177185b95ee7}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19fb6b0a429f5c9c32744b957921fb2b}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19fb6b0a429f5c9c32744b957921fb2b}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\+\_\+\+CR2\+\_\+\+LDMARX}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e7407f185f89e5c5a82a7aa8141002}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e7407f185f89e5c5a82a7aa8141002}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\+\_\+\+CR2\+\_\+\+LDMATX}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306a27b203d1275f848f2767d76c9e3b}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306a27b203d1275f848f2767d76c9e3b}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92e10388eb117c22b63994b491d9ec9d}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92e10388eb117c22b63994b491d9ec9d}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5b742da8b06539f6119d020885a6e0c}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5b742da8b06539f6119d020885a6e0c}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93586e3966e74b1df8dbda75e68b26f0}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93586e3966e74b1df8dbda75e68b26f0}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga411b6a4aa85d06e425050130f82db35c}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga411b6a4aa85d06e425050130f82db35c}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8313629719f8dc81536dd8faa824e6c8}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8313629719f8dc81536dd8faa824e6c8}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0e70677f5775a55044111eb83e1ba6}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0e70677f5775a55044111eb83e1ba6}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa71097020570fca9a40525ab885006c6}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab005ca7ab6c83b59888e4f6185fd2495}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39582c6501a37d23965a05094b45b960}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaecd73445c075217abe6443b3788d702}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0e6e24778c36e45838350d052916d1}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0e6e24778c36e45838350d052916d1}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ea301a1a44423c53d2d388a9c7677bd}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ea301a1a44423c53d2d388a9c7677bd}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf486d8ce50abc465f372b6fcc7a0704d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf486d8ce50abc465f372b6fcc7a0704d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967de848b594a623b10019d912266ed3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967de848b594a623b10019d912266ed3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443830d47e0ebc5e0141dad4a7d43978}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443830d47e0ebc5e0141dad4a7d43978}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae4f01c11a1364ad5c130d956d395ec7}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dc65165d65e19f30514bf67a9ccfcac}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae4f01c11a1364ad5c130d956d395ec7}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dc65165d65e19f30514bf67a9ccfcac}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfb7274ed8833e66663a995ca074c1d9}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfb7274ed8833e66663a995ca074c1d9}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1219b3f0097930dd635f434a019d38c6}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1219b3f0097930dd635f434a019d38c6}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc6e19c5e983f911969fc145510a295a}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4f438ad40ce76bf67fbb7531be73a11}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc6e19c5e983f911969fc145510a295a}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1748f790cfef882104296b61031f205c}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4f438ad40ce76bf67fbb7531be73a11}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd29dbf6023df48f66962f9817f9b7ac}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8457f72dd50841be61a3e363e3fbc691}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e9ae2d1b2eb45773c93ac4d551b407}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8457f72dd50841be61a3e363e3fbc691}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56354c0ec55dd7a3955fe6ae29d1f638}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e9ae2d1b2eb45773c93ac4d551b407}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34d3c1119dd5c940403221fe822fa4fb}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34d3c1119dd5c940403221fe822fa4fb}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4381d30702543c8b4e98701fa65e844f}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076e1eb05c9c313be2e7697c8b8c0bb6}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga764a22fd71999a00b7560a3f1b4cfb40}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076e1eb05c9c313be2e7697c8b8c0bb6}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58793f51f8b8116aee207b93046dbbb4}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga764a22fd71999a00b7560a3f1b4cfb40}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2996eb42ebc116fd15df07ebd8fca8c}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2996eb42ebc116fd15df07ebd8fca8c}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a6d0580f0587735433a4dae3745fa4}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66543c576702c33ec38c9297291bb280}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP8\+E\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb10fa8fdb9d12e70b626d66701cd65}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP8\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66543c576702c33ec38c9297291bb280}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP8\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7bb77a962be863e6462ef097caeb766}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP8E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb10fa8fdb9d12e70b626d66701cd65}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP8\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ed5e8aa6257bddd497a1207adc4abde}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafca897cf2862140894c71f8d5d3cca8f}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ed5e8aa6257bddd497a1207adc4abde}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4c7f085ee768fa6eb0f212f022087fa}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafca897cf2862140894c71f8d5d3cca8f}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7a4f90cfeea34250853f1cf70102be}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga737e125303dba4862b8180c96641677d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7a4f90cfeea34250853f1cf70102be}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf70de8d09978068be03521b7085d61c3}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga737e125303dba4862b8180c96641677d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b2c4f4978c26ef276c1d0ba43aca8f5}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee61f6037bc62f7ac2f8057ddea6bff8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b2c4f4978c26ef276c1d0ba43aca8f5}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4acad4554c92cf9078a784d6738317de}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee61f6037bc62f7ac2f8057ddea6bff8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d947f93551568a9c8221c9062e13ca}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2bd0fd3dfa008b56c26b232bd782aa}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d947f93551568a9c8221c9062e13ca}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77069215dfbb87ad3c7920b2526645b8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2bd0fd3dfa008b56c26b232bd782aa}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3df4f28aceb075a692b893585243668e}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395734d1d0f27e0b4f8f552ac7d0f400}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3df4f28aceb075a692b893585243668e}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921281dcf55af10990f3e96723f76c50}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395734d1d0f27e0b4f8f552ac7d0f400}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2578e18d44d612e4340195a201273b6b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MSK\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b6cc0299b6d5e08caf3b50222bcc1dd}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2578e18d44d612e4340195a201273b6b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5cb02f5e5e3afe7843f8327cb52cd2}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MSK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b6cc0299b6d5e08caf3b50222bcc1dd}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24a6d931239b2fb60b84e0c42bda73e8}{TAMP\+\_\+\+CR2\+\_\+\+BKERASE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8728f88f77655bbc988c65d82fe491ff}{TAMP\+\_\+\+CR2\+\_\+\+BKERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24a6d931239b2fb60b84e0c42bda73e8}{TAMP\+\_\+\+CR2\+\_\+\+BKERASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab9db203df3cd96d395c4c106b3fb50}{TAMP\+\_\+\+CR2\+\_\+\+BKERASE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8728f88f77655bbc988c65d82fe491ff}{TAMP\+\_\+\+CR2\+\_\+\+BKERASE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37984bf229397f49d929a4c021b8676d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf47bded665f1738281a4beaa66b2231b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37984bf229397f49d929a4c021b8676d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182facc5faa307d2985439e818db2c4a}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf47bded665f1738281a4beaa66b2231b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac69c3e27b4eba44a4ef561aec11de1e8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga432bb06fe25ba898b65faa339babdda4}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac69c3e27b4eba44a4ef561aec11de1e8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga810f591823cfca2dbcddd2e94f6bb8da}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga432bb06fe25ba898b65faa339babdda4}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08df17fb976050f5012a01b3b1069da1}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace6551082280b48ed78eecbfcf1ffdf7}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08df17fb976050f5012a01b3b1069da1}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e27bd9d6db0fc7e7d044332b87cb420}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace6551082280b48ed78eecbfcf1ffdf7}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dd3fb87513ef976b0a75030edcb6c85}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP3\+NOER\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b8f1298b723a2a9ddfba8ed312a9161}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP3\+NOER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dd3fb87513ef976b0a75030edcb6c85}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP3\+NOER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5584078be3880fdcec7f650ef58ef5e1}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP3\+NOER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b8f1298b723a2a9ddfba8ed312a9161}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP3\+NOER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7545790ddaca7a171c9f36ee18ec4dc4}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP5\+NOER\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9107e2b6b5f34d910c29d695bcf0b7a}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP5\+NOER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7545790ddaca7a171c9f36ee18ec4dc4}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP5\+NOER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa566a62cd334bf6e6f85e604da142279}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP5\+NOER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9107e2b6b5f34d910c29d695bcf0b7a}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP5\+NOER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc07ffc8d35bf09c4902b3a7554b1bc}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP6\+NOER\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac63f9ec1919346f3eff6339ccadff25d}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP6\+NOER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc07ffc8d35bf09c4902b3a7554b1bc}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP6\+NOER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498fd600860a374b9573613a03a8e51b}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP6\+NOER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac63f9ec1919346f3eff6339ccadff25d}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP6\+NOER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5adaabedddf31ec20e3f24800ff7e99}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP8\+NOER\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa22e4036800db3cd63d98f919cf371e8}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP8\+NOER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5adaabedddf31ec20e3f24800ff7e99}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP8\+NOER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e51ca0c66b95309e57f96d7c99a2928}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP8\+NOER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa22e4036800db3cd63d98f919cf371e8}{TAMP\+\_\+\+CR3\+\_\+\+ITAMP8\+NOER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga074273c1ea0ed65de0f9ad0cddc2cc15}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3667d4ea6dfd4223425d3c648332902d}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfcb433cb1df98fe4643ee7650819fe1}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga624f5675e876069ce2864841fb5799a3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a8acf6caa091f7890fcd9de80e13ba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdce9e2efbb31a8979d187b2ec5430ab}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a8acf6caa091f7890fcd9de80e13ba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4336408e093aa80a7a4e8f6331586537}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdce9e2efbb31a8979d187b2ec5430ab}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23c756d1b062398ab07eb91427199ab3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a8acf6caa091f7890fcd9de80e13ba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e8c46e0b2a808d4ce1f23ec7eff9fba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a8acf6caa091f7890fcd9de80e13ba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139c98eed035088153494907225a1469}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b23afddc14e563941ff31262aeef6c3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139c98eed035088153494907225a1469}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aded2a3edef720b3fde44adc2a16967}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b23afddc14e563941ff31262aeef6c3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbb3d83271e00ddbd2394b30314d8af4}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139c98eed035088153494907225a1469}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2641bd7a30e8897cd60dc4981ff1060c}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139c98eed035088153494907225a1469}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cea92a942ae34823531dd06a370bbf5}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cea92a942ae34823531dd06a370bbf5}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce860f7de28618278c7c3624ef1f1b0}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga563ca75045b17aa28b4c28587a908aa7}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e852ad37be831c5d07114ab03f967c3}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga563ca75045b17aa28b4c28587a908aa7}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga792642e651d3a7ad078dd4676bd7e5a0}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e852ad37be831c5d07114ab03f967c3}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga638f2e8e074c8cfb30c9aff0e5214902}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga219f1e26007d38201bfa11c2bb329c00}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga638f2e8e074c8cfb30c9aff0e5214902}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd83e8aa3da0e87d56f872593efab75}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga219f1e26007d38201bfa11c2bb329c00}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee759cc67eaae21825dcd39aa1fe8d6a}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542093696bc087b9ad0ece1c9cd76ed5}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee759cc67eaae21825dcd39aa1fe8d6a}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga618d85eaea4a5d7ed03912e591f45618}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542093696bc087b9ad0ece1c9cd76ed5}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2ed0f0f4533fd0bcc361c28b164aee}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4968f4685ed249df061f4d998bc0fc7b}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2ed0f0f4533fd0bcc361c28b164aee}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54c9a70f2b95745866f4cc2cfc32a0b4}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4968f4685ed249df061f4d998bc0fc7b}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0ced3bcf2fafafd50954338b8c843fa}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0ced3bcf2fafafd50954338b8c843fa}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee1a0931de53ecd43cce3e6fd1f23a2}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52167e9473ac0989bdf548afe28c548}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52167e9473ac0989bdf548afe28c548}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bd2ed81bffe206520efe169fa5425eb}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9541ec20f97b30bcbe24bb6fa764b17}{TAMP\+\_\+\+IER\+\_\+\+ITAMP8\+IE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca11c57ec806210953e07aaaf3e76306}{TAMP\+\_\+\+IER\+\_\+\+ITAMP8\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9541ec20f97b30bcbe24bb6fa764b17}{TAMP\+\_\+\+IER\+\_\+\+ITAMP8\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a80d50ea12dc9bb7ae6169c35fa3d5}{TAMP\+\_\+\+IER\+\_\+\+ITAMP8\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca11c57ec806210953e07aaaf3e76306}{TAMP\+\_\+\+IER\+\_\+\+ITAMP8\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99b68119407a9c8a3d734e10e24e38a1}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac56e9c3f88039b25514fba1485e105b9}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99b68119407a9c8a3d734e10e24e38a1}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53d8c6348c70f7cb1b77ec230a7b327a}{TAMP\+\_\+\+SR\+\_\+\+TAMP1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac56e9c3f88039b25514fba1485e105b9}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc1b6e14d4b39af465b42aa576e32b8f}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ee435293813e8d028dbb67f09ea3927}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc1b6e14d4b39af465b42aa576e32b8f}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba906cb02b9c301a234c1d1056631931}{TAMP\+\_\+\+SR\+\_\+\+TAMP2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ee435293813e8d028dbb67f09ea3927}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a45ae73fbde2638fe00cbdc2ff0b44e}{TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2da4496d7015437ca3279ac484086d62}{TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a45ae73fbde2638fe00cbdc2ff0b44e}{TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1dded47351f57f61e86ced4056ec9a}{TAMP\+\_\+\+SR\+\_\+\+TAMP3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2da4496d7015437ca3279ac484086d62}{TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3637fe38f0ebb86d165844f79f2a82cc}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b68fe2c935c236ed1134a3253bd5887}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3637fe38f0ebb86d165844f79f2a82cc}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6add27bfd767ad4703d5a19db9f9a9dc}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b68fe2c935c236ed1134a3253bd5887}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b54273b4a53daf411ab87b1e856adaf}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73591b34246e4f3856d6872c6ba764b3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b54273b4a53daf411ab87b1e856adaf}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1edccee40c1de260277d8f61641e5aa5}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73591b34246e4f3856d6872c6ba764b3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c4f9355ceb746b93e8194ddc317b679}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacef43ca61cb3e23a9141e59f23234d26}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c4f9355ceb746b93e8194ddc317b679}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5aa1aa48dca53d1c0926b4bdc43158}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacef43ca61cb3e23a9141e59f23234d26}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4144c54c5b462682810e943f56794914}{TAMP\+\_\+\+SR\+\_\+\+ITAMP8\+F\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cfe19d7e21918af7173a700f2ccd3a3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP8\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4144c54c5b462682810e943f56794914}{TAMP\+\_\+\+SR\+\_\+\+ITAMP8\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e1023f279ca7e2b1f688150f4520668}{TAMP\+\_\+\+SR\+\_\+\+ITAMP8F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cfe19d7e21918af7173a700f2ccd3a3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP8\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b76cd32cf982d8de01dac8ecff55cd8}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b76cd32cf982d8de01dac8ecff55cd8}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ae14e657e3d53a1db6d475d9508779d}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aa273ab1e3c8a226ea129ad18f206de}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae86e506c162b59201f135f3992cde63f}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aa273ab1e3c8a226ea129ad18f206de}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f07af28e21d97c6c93c7d7ce43d6c}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae86e506c162b59201f135f3992cde63f}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157375dcaf7339823cef76d408dcb1bd}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a35cf7e5586c0ae889747997c02ebcc}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157375dcaf7339823cef76d408dcb1bd}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6654825c200a097b8bcf65a11ec78a9a}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a35cf7e5586c0ae889747997c02ebcc}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05d42a1d01dadd0335e064358b98d70}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad325e225877c2a14781b2233d11d2a15}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05d42a1d01dadd0335e064358b98d70}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71276de1250fe722d9c08b175c79a1eb}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad325e225877c2a14781b2233d11d2a15}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea8a0cf371cba6f3cba9b12ad7b5fd43}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41a3a2912836d3b475cac6a5f5c921ce}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea8a0cf371cba6f3cba9b12ad7b5fd43}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf7a105fab26bd19c7e2958a7241341a}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41a3a2912836d3b475cac6a5f5c921ce}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea5cd161bcb46233f3891b81376d1256}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac524ca79653c89e34c8e1d9a0144f1c5}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea5cd161bcb46233f3891b81376d1256}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf466559b3e08103d70f2b2fea4592b3}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac524ca79653c89e34c8e1d9a0144f1c5}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a3e3081d88ffb896896e385932146d}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP8\+MF\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a6002e72f52ee2c5f14129a3da1ad1}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP8\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a3e3081d88ffb896896e385932146d}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP8\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5de0fcb2bfae81a4c7998af6aa14f4f6}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP8\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a6002e72f52ee2c5f14129a3da1ad1}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP8\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4db8c24fc7fd1a55f8022c0b4e3fbb59}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750c3cf44fc0cbb1cc2d9cc2578fadf9}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4db8c24fc7fd1a55f8022c0b4e3fbb59}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga249a8a9ee7fdf48555dfd43f1d71c780}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP1\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750c3cf44fc0cbb1cc2d9cc2578fadf9}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1798648c1859719c7ed9bc1019afb316}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga800bfacee531a761337fce38164eb2b3}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1798648c1859719c7ed9bc1019afb316}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55aa3791b169d78c384a339f2bdc008a}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP2\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga800bfacee531a761337fce38164eb2b3}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13fef97f11b79701a5a20f2b71923f39}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b108216c7c6601bd8a975b32b2e156}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13fef97f11b79701a5a20f2b71923f39}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga266faf1a8515a00c1a286dee229e26cb}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP3\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b108216c7c6601bd8a975b32b2e156}{TAMP\+\_\+\+SMISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24bf28404ced22e5edbbafd24cd9a5b4}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd295b0d300ee1a83d7f09e078b7a3f}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24bf28404ced22e5edbbafd24cd9a5b4}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9298131c9148a9ee02cec8db15f2da5}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP3\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd295b0d300ee1a83d7f09e078b7a3f}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4bc56222196fde3377d0ac960cee6a}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaeba5334f2365def864057a32c1cbed6}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4bc56222196fde3377d0ac960cee6a}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f43b2dfef7e5631139c364187ca8998}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP5\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaeba5334f2365def864057a32c1cbed6}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15b01da0210300ab2af39c9bf193e46f}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09450f0c565e40d75411a24dcc8b62c9}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15b01da0210300ab2af39c9bf193e46f}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52ce4a3ba8eb513d9d0f85230f58a2f}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP6\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09450f0c565e40d75411a24dcc8b62c9}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a8df6738bcaf1cba02a5778ab934f8b}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP8\+MF\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabade5e3b71d28a45f9b21518f95eb3f3}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP8\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a8df6738bcaf1cba02a5778ab934f8b}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP8\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5680a5a446920df25293bbca9aefe83}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP8\+MF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabade5e3b71d28a45f9b21518f95eb3f3}{TAMP\+\_\+\+SMISR\+\_\+\+ITAMP8\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5cabdb97033da5e346566afbfc8291d}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga701877f32c5f1f851c084138388b1225}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5cabdb97033da5e346566afbfc8291d}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33fe4cb087eaea6d219f5a9ef1ec39d6}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga701877f32c5f1f851c084138388b1225}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa23a2820c97dbd9215f89573f994e76f}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a7c982b6b1ce61b44e025e81935acc2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa23a2820c97dbd9215f89573f994e76f}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab50cab65b61650a424ced4f7939004e9}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a7c982b6b1ce61b44e025e81935acc2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87874695da5567b7a4ab61961e687a2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf79919a6841b87cae5e105875aebce4}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87874695da5567b7a4ab61961e687a2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15caf198f37d9e2936a82dcf6ddf5f5}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf79919a6841b87cae5e105875aebce4}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593453784e0284d3d0f51a093fd954ed}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59e2ece4d3d12beb483c3f50e7090f2}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593453784e0284d3d0f51a093fd954ed}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga954c4f053670a7e20299b7bec7f62b91}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59e2ece4d3d12beb483c3f50e7090f2}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d10a431933093933b8012077d16f9df}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d10a431933093933b8012077d16f9df}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga470c6b070a4e6d5f92199a2a9b92f310}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61fb772c94bbd4b0d3fedf5b0cc6606d}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61fb772c94bbd4b0d3fedf5b0cc6606d}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9337b38b253a0898ed68cb95affa61c}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59e106a74ff41a8b24d4ad8c95183325}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP8\+F\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde055259b2b1d426247ebf17cd919bf}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP8\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59e106a74ff41a8b24d4ad8c95183325}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP8\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101351590abc4f412479f0bc8d6db226}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP8F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde055259b2b1d426247ebf17cd919bf}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP8\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf36929dac8ef936f6e69273536b697}{TAMP\+\_\+\+COUNTR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f9f28cafc46b82ffe646dc200fefb0}{TAMP\+\_\+\+COUNTR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf36929dac8ef936f6e69273536b697}{TAMP\+\_\+\+COUNTR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d625c69291857ebda4026e1f5a33a02}{TAMP\+\_\+\+COUNTR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f9f28cafc46b82ffe646dc200fefb0}{TAMP\+\_\+\+COUNTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e842be843f6091f68fc193334dc06ea}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8306c6fb239b55d710249707d2c1a942}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e842be843f6091f68fc193334dc06ea}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea260442c7008c59673a7229eeac24ac}{TAMP\+\_\+\+BKP0R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8306c6fb239b55d710249707d2c1a942}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1f19ce93435ad7abb303d8a32ff5bf0}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1f19ce93435ad7abb303d8a32ff5bf0}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e032ee44727d64dcb4e2c852e41d3f8}{TAMP\+\_\+\+BKP1R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56f6f4b804f75f7098546735a10d1b0a}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ba4d9e980b03c556f748eb858b2dea}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56f6f4b804f75f7098546735a10d1b0a}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa85f99284579c57ae926488413dd7a3f}{TAMP\+\_\+\+BKP2R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ba4d9e980b03c556f748eb858b2dea}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72cc57a94eadc8e98bb27b49ed4ec54f}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72cc57a94eadc8e98bb27b49ed4ec54f}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4e328f8371a8a2842ae849ca03b4536}{TAMP\+\_\+\+BKP3R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4850ae24ae56f1a3465d1b256f1c7d8a}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c184fa06f1a80f8c524e107b58c6369}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4850ae24ae56f1a3465d1b256f1c7d8a}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4}{TAMP\+\_\+\+BKP4R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c184fa06f1a80f8c524e107b58c6369}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga432d1a56082d41382c19fa5005279bc5}{TAMP\+\_\+\+BKP5\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb02d5eb3cba8907c579e6ca26bfa93}{TAMP\+\_\+\+BKP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga432d1a56082d41382c19fa5005279bc5}{TAMP\+\_\+\+BKP5\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a29d8fc58033275d11dc34a30d69307}{TAMP\+\_\+\+BKP5R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb02d5eb3cba8907c579e6ca26bfa93}{TAMP\+\_\+\+BKP5\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407a6a2cfbeeb75f09f02d068595c2d0}{TAMP\+\_\+\+BKP6\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a6bfeb20b367e33ddc6f4f3cbbedd3}{TAMP\+\_\+\+BKP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407a6a2cfbeeb75f09f02d068595c2d0}{TAMP\+\_\+\+BKP6\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76fed567a127204f1aea3274d74ba081}{TAMP\+\_\+\+BKP6R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a6bfeb20b367e33ddc6f4f3cbbedd3}{TAMP\+\_\+\+BKP6\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e998338da53cd80548575bb598aa253}{TAMP\+\_\+\+BKP7\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d756e59d100054357a3ba006992e729}{TAMP\+\_\+\+BKP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e998338da53cd80548575bb598aa253}{TAMP\+\_\+\+BKP7\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ce78c717b38cdaa0d547f8da84c0c3f}{TAMP\+\_\+\+BKP7R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d756e59d100054357a3ba006992e729}{TAMP\+\_\+\+BKP7\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade9a75c2183cae0ca65bf85cff2767c0}{TAMP\+\_\+\+BKP8\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9f8f52646cf8aa32976d691fe1793b8}{TAMP\+\_\+\+BKP8\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade9a75c2183cae0ca65bf85cff2767c0}{TAMP\+\_\+\+BKP8\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga926290a576a05624248a2d278a76563a}{TAMP\+\_\+\+BKP8R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9f8f52646cf8aa32976d691fe1793b8}{TAMP\+\_\+\+BKP8\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17a93ec83dddf41ab5a3ce9399999d3}{TAMP\+\_\+\+BKP9\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c24f46a1b89b04bfd88e267530cc471}{TAMP\+\_\+\+BKP9\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17a93ec83dddf41ab5a3ce9399999d3}{TAMP\+\_\+\+BKP9\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cbd8fead29185925bd54105fdd17b88}{TAMP\+\_\+\+BKP9R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c24f46a1b89b04bfd88e267530cc471}{TAMP\+\_\+\+BKP9\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b39d1c333ab6fd20bd84ee6755e0ff6}{TAMP\+\_\+\+BKP10\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93129f05a17232935462a71ecf079bf2}{TAMP\+\_\+\+BKP10\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b39d1c333ab6fd20bd84ee6755e0ff6}{TAMP\+\_\+\+BKP10\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25c4c04ecbf2a5cc6d495a8d5c7d92f}{TAMP\+\_\+\+BKP10R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93129f05a17232935462a71ecf079bf2}{TAMP\+\_\+\+BKP10\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39572d74bb41aa9438fbea9869129c78}{TAMP\+\_\+\+BKP11\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70b33193ba0e282bdf91930caea258d8}{TAMP\+\_\+\+BKP11\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39572d74bb41aa9438fbea9869129c78}{TAMP\+\_\+\+BKP11\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff7c0c35b05012280231362e7144af0}{TAMP\+\_\+\+BKP11R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70b33193ba0e282bdf91930caea258d8}{TAMP\+\_\+\+BKP11\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dda1b75b888686df598f94504819071}{TAMP\+\_\+\+BKP12\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b08bd727937792be91a5d9964870395}{TAMP\+\_\+\+BKP12\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dda1b75b888686df598f94504819071}{TAMP\+\_\+\+BKP12\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b04727b658fab27cb73afcd95e00fb9}{TAMP\+\_\+\+BKP12R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b08bd727937792be91a5d9964870395}{TAMP\+\_\+\+BKP12\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f69bac0770da39580e9a6c9bda18c88}{TAMP\+\_\+\+BKP13\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b50c86c351d48dcafe8393ed7ac4180}{TAMP\+\_\+\+BKP13\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f69bac0770da39580e9a6c9bda18c88}{TAMP\+\_\+\+BKP13\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dd146232e5af9fcab54d6e56a4a0692}{TAMP\+\_\+\+BKP13R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b50c86c351d48dcafe8393ed7ac4180}{TAMP\+\_\+\+BKP13\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38f6d721a19c246d0c7e059ed6947a1d}{TAMP\+\_\+\+BKP14\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga487d16e2cafd6a1155be52bc29c74c91}{TAMP\+\_\+\+BKP14\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38f6d721a19c246d0c7e059ed6947a1d}{TAMP\+\_\+\+BKP14\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa536b685b0c7a0afd2de31711370ff5b}{TAMP\+\_\+\+BKP14R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga487d16e2cafd6a1155be52bc29c74c91}{TAMP\+\_\+\+BKP14\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35e09ce1ebfa5ec7b8e1ac392d5da270}{TAMP\+\_\+\+BKP15\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac525490e1f27ea7c59729574d8d1f1f6}{TAMP\+\_\+\+BKP15\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35e09ce1ebfa5ec7b8e1ac392d5da270}{TAMP\+\_\+\+BKP15\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga145d949e4c47b5ae9c6a981098351e51}{TAMP\+\_\+\+BKP15R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac525490e1f27ea7c59729574d8d1f1f6}{TAMP\+\_\+\+BKP15\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca92a31fcc464bb6dc103ae30bdd6663}{TAMP\+\_\+\+BKP16\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c817416a4540cb334c247924a563ce3}{TAMP\+\_\+\+BKP16\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca92a31fcc464bb6dc103ae30bdd6663}{TAMP\+\_\+\+BKP16\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae184bb57d798aba900c582b13381df7a}{TAMP\+\_\+\+BKP16R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c817416a4540cb334c247924a563ce3}{TAMP\+\_\+\+BKP16\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b0562f849248a1e55566ec328c73b3}{TAMP\+\_\+\+BKP17\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a9933673730f553212b64c182352da6}{TAMP\+\_\+\+BKP17\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b0562f849248a1e55566ec328c73b3}{TAMP\+\_\+\+BKP17\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga447b1499df11ded47105c42580093e83}{TAMP\+\_\+\+BKP17R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a9933673730f553212b64c182352da6}{TAMP\+\_\+\+BKP17\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab22fa94dbbee013dab7e7a16046c6fde}{TAMP\+\_\+\+BKP18\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf4b18dd557b2d2f793bc498c13c3c3b}{TAMP\+\_\+\+BKP18\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab22fa94dbbee013dab7e7a16046c6fde}{TAMP\+\_\+\+BKP18\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aeaa5f8b275434e560ceb43520f1974}{TAMP\+\_\+\+BKP18R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf4b18dd557b2d2f793bc498c13c3c3b}{TAMP\+\_\+\+BKP18\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac169fec7a2e2d5fc84359ac832fadcfe}{TAMP\+\_\+\+BKP19\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84132b0f4063d68305e8e64596540fca}{TAMP\+\_\+\+BKP19\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac169fec7a2e2d5fc84359ac832fadcfe}{TAMP\+\_\+\+BKP19\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0b1ecff64cbc64ad3861a585aafacff}{TAMP\+\_\+\+BKP19R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84132b0f4063d68305e8e64596540fca}{TAMP\+\_\+\+BKP19\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42eb2e54640311449d074871dc352819}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1899e756148f7c17d240ef52344a184f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1899e756148f7c17d240ef52344a184f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826fba242f6edc42c0c6895d42f5c2b0}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826fba242f6edc42c0c6895d42f5c2b0}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a42ee69d7be6f9390bfd8c1970edc1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a42ee69d7be6f9390bfd8c1970edc1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf79aa03fbdd4e3c09c11c4a8c59440ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf79aa03fbdd4e3c09c11c4a8c59440ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a527d4fff85610f26103ebf330047c5}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a527d4fff85610f26103ebf330047c5}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e370599c91d80625491b2e3ad7669f6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e370599c91d80625491b2e3ad7669f6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88009c154ecd16c483f8d2a4af002dce}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88009c154ecd16c483f8d2a4af002dce}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ee1eec1b9b688bc7601eb9c6cf7ed0c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd593ab3a28fd7074715d3b8194fa27f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ee1eec1b9b688bc7601eb9c6cf7ed0c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6d532c7b92bc3454f375f1792062a7a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd593ab3a28fd7074715d3b8194fa27f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e187825ececb74bc0dc9bb16a22e8af}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e187825ececb74bc0dc9bb16a22e8af}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga283584ecd69e2dfd310b2b09d1028457}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga283584ecd69e2dfd310b2b09d1028457}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08a505d92a83c5fc8d5d0c8202119f61}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08a505d92a83c5fc8d5d0c8202119f61}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 0 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 1 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 2 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 3 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d0b453a61771de5591f5eb58ccb174}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d0b453a61771de5591f5eb58ccb174}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade15c38da4f70df1a360337abac37314}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade15c38da4f70df1a360337abac37314}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab355e39e166c83c356999c3da7fd7893}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab355e39e166c83c356999c3da7fd7893}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa503d2cda916e0b9d0f621317c3f1601}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa503d2cda916e0b9d0f621317c3f1601}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 4 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 5 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 6 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 7 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6d994a483df2e705db0343cb88fb53}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6d994a483df2e705db0343cb88fb53}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d6efb981e6435ae15643e438196ffba}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d6efb981e6435ae15643e438196ffba}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29b9c2241040cf831bbb18391cda402c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29b9c2241040cf831bbb18391cda402c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 8 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 9 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 10 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 11 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81bcb273eca8dad24924a1402c31411e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81bcb273eca8dad24924a1402c31411e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga525a67279d0e7f222fd770de959a96d5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga525a67279d0e7f222fd770de959a96d5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d829ebf74fc207970f57a960bd8b4a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d829ebf74fc207970f57a960bd8b4a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 12 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 13 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 14 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em External Interrupt Line 15 Source Input configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e7235a9c0e313c5944333419912e138}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa93fe4e059073d97382b75b4dff9fbfa}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e7235a9c0e313c5944333419912e138}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2980c87d46dca95c2670581abee8e3c}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa93fe4e059073d97382b75b4dff9fbfa}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f9826ae61f097892e4d66ba9de60000}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAMBSY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24dbf2e2de3bd78f62b7284857f18c42}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAMBSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f9826ae61f097892e4d66ba9de60000}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAMBSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10c2cd41bfae3186f6611e02a03fd565}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAMBSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24dbf2e2de3bd78f62b7284857f18c42}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAMBSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8377468779db2965ad609787ec2e2fd8}{SYSCFG\+\_\+\+SCSR\+\_\+\+PKASRAMBSY\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd57ab768421730e7fb4a529876a1e7}{SYSCFG\+\_\+\+SCSR\+\_\+\+PKASRAMBSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8377468779db2965ad609787ec2e2fd8}{SYSCFG\+\_\+\+SCSR\+\_\+\+PKASRAMBSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga378c3b64e5e7deba02f5804d759b4fea}{SYSCFG\+\_\+\+SCSR\+\_\+\+PKASRAMBSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd57ab768421730e7fb4a529876a1e7}{SYSCFG\+\_\+\+SCSR\+\_\+\+PKASRAMBSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360c802b41e1bc7fa89de9319e296d73}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360c802b41e1bc7fa89de9319e296d73}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga588495646475add997a5175ea2f87234}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga588495646475add997a5175ea2f87234}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d196bde1810d3915573a0a7c422ade7}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0db1bfa9007424bbd53c468e0accd23d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d196bde1810d3915573a0a7c422ade7}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0db1bfa9007424bbd53c468e0accd23d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa719052c0d5d3f901424ce0809e085ed}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa719052c0d5d3f901424ce0809e085ed}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6d49969c9310a2cede78a3636ef4d8d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6d49969c9310a2cede78a3636ef4d8d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf961bd413520b207e886da0996a75c58}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf802b94d62a0daa17fe5f980fbd438db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf961bd413520b207e886da0996a75c58}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02e369a9d753a147d6edbc6561847bab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf802b94d62a0daa17fe5f980fbd438db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9691fb4c5cb629d6d39f62f958e368a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9691fb4c5cb629d6d39f62f958e368a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f465abe61aeb9d54f96f61a26dbcba}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93905c78be84b80f4d3a87aa9c32697b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eeb2331d466e56ee5db2aa409a91312}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93905c78be84b80f4d3a87aa9c32697b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab048295a0b4ee0900e91a41dc68fa}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eeb2331d466e56ee5db2aa409a91312}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05a9ab27638468d845008862f39d67b1}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf31208298db0b202aee95c46df7d0db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05a9ab27638468d845008862f39d67b1}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978517b95be487a0b51c54cb04a5e1e4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf31208298db0b202aee95c46df7d0db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b6dd5ede211a9405113effc420b53de}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b6dd5ede211a9405113effc420b53de}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2436f2c3268b8cc74c1f92c8130fb6a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f5163db5db933322d80c28a432867f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf7ab83da2b8c807c41959ef54620db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f5163db5db933322d80c28a432867f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9ab12f7ddde4d8932a2581ffac341f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf7ab83da2b8c807c41959ef54620db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f791ad0ca55c5f085ec397185849876}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f791ad0ca55c5f085ec397185849876}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63c45b97c76927de3be62599c6057d5c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc3f122fddd7b99efe453eb1a80f167}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc3f122fddd7b99efe453eb1a80f167}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga910f8ca93c564c395a4292ef88b0cfc3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9142d1b12a83339f40ba0b9c1d96db4c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75a4f5604474ba3496ae88d94e748b3c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9142d1b12a83339f40ba0b9c1d96db4c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81415c135dbdf0e231976ea32e46c9ab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75a4f5604474ba3496ae88d94e748b3c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b5948721e9dd03b1813898bc54b99e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75c6309282309bb6073fef76637a3dc7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b5948721e9dd03b1813898bc54b99e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e3b118edf79214c51c85b761ee65b8e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75c6309282309bb6073fef76637a3dc7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49064e62540de2ec6d096cdb5460dad7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f90155839e3d3aa76b76afa731cd089}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49064e62540de2ec6d096cdb5460dad7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga048c2339b904f6441a46d8c6453455d5}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f90155839e3d3aa76b76afa731cd089}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7e30b74ea6a3613614c075f48ca7e0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5732b25b90d05f6d95cb877f49aee62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7e30b74ea6a3613614c075f48ca7e0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5270bddc08a881712b88e5f437567f31}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5732b25b90d05f6d95cb877f49aee62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f1ac905f280ceecb9bd9f6212bde7e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7087e05033a9836e33422761ac482046}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f1ac905f280ceecb9bd9f6212bde7e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f08edc0a4ad0a2282f50596afe77ac8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7087e05033a9836e33422761ac482046}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6f741054bb199cf9007a345e9894fb0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a433f3826b730688dfa1973225c60d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6f741054bb199cf9007a345e9894fb0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fa7360a8bec9a1cdcd1625aac70cf6e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a433f3826b730688dfa1973225c60d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1029eb26434c9d3a707087fd06b42c5}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20213b03f596a6dc496a49368ca9f3cb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1029eb26434c9d3a707087fd06b42c5}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e6eadeeb74de0fd0f0f0a56257e8a4b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20213b03f596a6dc496a49368ca9f3cb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ad980f04cb0eae96c7e8e1bde0c6337}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ad980f04cb0eae96c7e8e1bde0c6337}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6acf9084f1f326f9febba1cc1109d883}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52f495a001ef5e9d8797ab8101312b0e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52f495a001ef5e9d8797ab8101312b0e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7d8bc8852e7da4ae6d0088ae7e55b91}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35252a10c83c8d49d2b1b5581a26765f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87fef78893f9931688ad1c7aba187b90}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35252a10c83c8d49d2b1b5581a26765f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a806574288dcddf5e7b84786cd47231}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87fef78893f9931688ad1c7aba187b90}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3f906a083fe01e6b4d39384508cac63}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f3884e60c845be484189f84f88ec7d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3f906a083fe01e6b4d39384508cac63}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1713eb14791147c42baef2f6903dd807}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f3884e60c845be484189f84f88ec7d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57d10774a1a807f43d67d9b2bed1171b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b14d261440f76ea7cb16e74a56d1dff}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57d10774a1a807f43d67d9b2bed1171b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa565ec0de8151438994e9eebd13e0548}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b14d261440f76ea7cb16e74a56d1dff}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4770f35b74eeb1505d4a3dba71516500}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4770f35b74eeb1505d4a3dba71516500}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5b16c3f1a0fad4042413bfc2c35b1be}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae97189233515cbb67f6ed644889718}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae97189233515cbb67f6ed644889718}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaa3df1e7cb6574ff5c73b9f66a160f6}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658f1eeadc57acc03731c013f7e37a0e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9e9671bead83a650aeb4424eba8cb23}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658f1eeadc57acc03731c013f7e37a0e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e0124bb6ca1ab92a0903aa269e220a3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9e9671bead83a650aeb4424eba8cb23}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf15596f3cc14dad803e41244b79ef5eb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad6161018b18e09bf827694973fd716}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf15596f3cc14dad803e41244b79ef5eb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa51b4ac2de2452a3c1c4c8c11cf64d62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad6161018b18e09bf827694973fd716}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e92a59e848d6000465ad0f67c5d30d}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab509c0f7f07eb58e1f8df00ee9e90885}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e92a59e848d6000465ad0f67c5d30d}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac50051410eec710dfc7e121f872adb4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab509c0f7f07eb58e1f8df00ee9e90885}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a367b3f8e28ad5b373082e96036355}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadea7b1f3ad191d05b4ed74609432f6b4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a367b3f8e28ad5b373082e96036355}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d6d7bbb2f1ef9a0531e544b7c37cb3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadea7b1f3ad191d05b4ed74609432f6b4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac275ff192458da0418dc55cafc08f84}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48e39832a94d82fe7db0a299c090bceb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac275ff192458da0418dc55cafc08f84}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd0e7733bcc420917f170f665d29435b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48e39832a94d82fe7db0a299c090bceb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada54e5c0b09de0c20adc9af8ef88c82a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6b93d8eb471f385597386871151405}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada54e5c0b09de0c20adc9af8ef88c82a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ebce7402eb39f201226227aaf0cea78}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6b93d8eb471f385597386871151405}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ac7594c8636ba42e024f4e41fd42f9}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7474bcca745c717b9c2abfb9c0256037}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ac7594c8636ba42e024f4e41fd42f9}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6352f816d398979661db82f1cbd1de34}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7474bcca745c717b9c2abfb9c0256037}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf51364e3ce0a5b2198b8a89d3f7192e8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41f37306bd1a03770d61853b8bfcd21a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf51364e3ce0a5b2198b8a89d3f7192e8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa534ab64f683a27becadf2af2f80f0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41f37306bd1a03770d61853b8bfcd21a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87ce001581f0b03233a9df6115b5e54b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cea20bcdd2685bd293ac39fca852b49}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87ce001581f0b03233a9df6115b5e54b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac88442a67eee93208d4485bdf1370f00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cea20bcdd2685bd293ac39fca852b49}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7975f9ee7fef59411023c4c6bae22ab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ae18bdae6978a65bf218c4966ee602}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7975f9ee7fef59411023c4c6bae22ab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dcf0fe89f64583950463de6c50d97b9}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ae18bdae6978a65bf218c4966ee602}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae037dfc5f97f7b07c07881ff2133cbe}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae037dfc5f97f7b07c07881ff2133cbe}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67abbc594d34875b851dfaf9cb97e4ff}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac23e278b51e9cf6dc28841856c35bd65}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d06ab6f41cf2920ee05eca36b767950}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac23e278b51e9cf6dc28841856c35bd65}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf20894a989f7bd310db9c6b69222ffcc}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d06ab6f41cf2920ee05eca36b767950}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga256a3bcc975b8697d77f660d507580c1}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac425cee46ffa8150fe84c71388811bc6}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga256a3bcc975b8697d77f660d507580c1}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga975845e54285820a9d639b78c3ca64d6}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSSRUIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac425cee46ffa8150fe84c71388811bc6}{SYSCFG\+\_\+\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8af28349abdc5edd74c7d7744a5ac7b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25e72fb942c7161cd0f52fef5935ecc4}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8af28349abdc5edd74c7d7744a5ac7b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b2f6aa5105c97f2cc75846df8f780b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI5\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25e72fb942c7161cd0f52fef5935ecc4}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19f4e52b8c162afd1c1c3fc5cff3a45f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e69ea3cea4984e13e89d119dcfcbb3c}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19f4e52b8c162afd1c1c3fc5cff3a45f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab130a8aa3b0629f6715fbfb6971ee709}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI6\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e69ea3cea4984e13e89d119dcfcbb3c}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52c0aa12024e2f20dd8f0efde9fda534}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc11ef9071db251e9e9990d1e651b53}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52c0aa12024e2f20dd8f0efde9fda534}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9d24e18f13a74ddc83d13a7a6a05c6b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI7\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc11ef9071db251e9e9990d1e651b53}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52049593e0624dbe57ecbe852064513b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71e52c8d95598e5809b81508ef626243}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52049593e0624dbe57ecbe852064513b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga983d8edfd08381be18b2cefd74f37041}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI8\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71e52c8d95598e5809b81508ef626243}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfd4d772ab2c589da8bf91faddd17a1d}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1161ed50e420722b7ce2d0f4947c09c4}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfd4d772ab2c589da8bf91faddd17a1d}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb5b7403fbdc297992e211d603bf9c7}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI9\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1161ed50e420722b7ce2d0f4947c09c4}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f9e3fda0a6a909e02781dba6688ee6f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9f48da9741c874e18d82c284c8108a5}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f9e3fda0a6a909e02781dba6688ee6f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1056880310bc8a1dcf63c596e457307d}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI10\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9f48da9741c874e18d82c284c8108a5}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d14d883e50002baa69b4dd0d908e0d7}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacce86b86f9d3bd6f05a14c46921dc6a0}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d14d883e50002baa69b4dd0d908e0d7}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4d05d909e271d0c83df93e21711850f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI11\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacce86b86f9d3bd6f05a14c46921dc6a0}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga021dacec55f69da203065f23a5230d9b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1a9db92e9edeed899c88181e014eb3}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga021dacec55f69da203065f23a5230d9b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f80409092bb08af5774fe5e938cea67}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI12\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1a9db92e9edeed899c88181e014eb3}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b2ec3912ef20969f805421a04f6d7db}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305627625550e55d370ee2aaff6032ef}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b2ec3912ef20969f805421a04f6d7db}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54064a443493bd1e1a2d232b9bab4c2c}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI13\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305627625550e55d370ee2aaff6032ef}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf599e7dbe0240d5abe5dea2a925f3914}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8badc5f5b1b3f68f7a4c2fdd06693e50}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf599e7dbe0240d5abe5dea2a925f3914}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0043db792cce97526166983205c0f7b}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI14\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8badc5f5b1b3f68f7a4c2fdd06693e50}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e12e3f524a559b957c4383cb10af4a1}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f607b563a2ccdcf0e7c870cd62976f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e12e3f524a559b957c4383cb10af4a1}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932aef63dbabc32ba33226cc3d571588}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI15\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f607b563a2ccdcf0e7c870cd62976f}{SYSCFG\+\_\+\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga173be378f6cd9db4cfaad94eaeadc935}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed4f2c40225dd14b618663bfd456414}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga173be378f6cd9db4cfaad94eaeadc935}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceb8b0410e4816cea10d725d293a457f}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVM3\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed4f2c40225dd14b618663bfd456414}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f5b81a38b92327288c8b2e365bdbd7e}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVDIM\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga010366910f5aa076de242aaaedf7234e}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVDIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f5b81a38b92327288c8b2e365bdbd7e}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVDIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6682672047f046277365dbbe2ec63e4b}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVDIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga010366910f5aa076de242aaaedf7234e}{SYSCFG\+\_\+\+IMR2\+\_\+\+PVDIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab65fc400bf4886a50b96d9d32a5df1c0}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8063bd0e28712083164677ba5b2a503f}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Msk}}~(0x1U $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab65fc400bf4886a50b96d9d32a5df1c0}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cf6e9fa96f780b449f724746f526ab3}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8063bd0e28712083164677ba5b2a503f}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSTAMPTAMPLSECSSIM\+\_\+\+Msk}}          /\texorpdfstring{$\ast$}{*} !$<$ Enabling of interrupt from \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}} Time\+Stamp, \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}} Tampers                                                                                                      and LSE Clock Security System to CPU2                            \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5d6ca14805e5153f73767082876e82}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCALARMIM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a55f4af50255f93b3085e0c513a0013}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCALARMIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5d6ca14805e5153f73767082876e82}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCALARMIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad90085d93df1fd3c60e08ee4b4301d75}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCALARMIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a55f4af50255f93b3085e0c513a0013}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCALARMIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee06262a689f8409015b02c8d64b009}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407d90a54f51edb2007650c0277ec2ed}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee06262a689f8409015b02c8d64b009}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa40c4d2d6d79951cff402d82f2ca5fca}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSSRUIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407d90a54f51edb2007650c0277ec2ed}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCSSRUIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga436d2df2baa55596fb76100b5016e295}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCWKUPIM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91e02c06d1a7b7db90facb60bd031ae2}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCWKUPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga436d2df2baa55596fb76100b5016e295}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCWKUPIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7b158806a5e9ca64a161196ac2a515f}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCWKUPIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91e02c06d1a7b7db90facb60bd031ae2}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RTCWKUPIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48caf1673cfb25d324df83ba7f50eb09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RCCIM\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262414a83f93964d42d1409190b6e5a8}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RCCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48caf1673cfb25d324df83ba7f50eb09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RCCIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8307aee6b18eeb89440ec5aa05941559}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RCCIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262414a83f93964d42d1409190b6e5a8}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+RCCIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932685840de5483ca46e47c050bfbc76}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+FLASHIM\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga080fe70662e8257140030620cdd19c67}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+FLASHIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932685840de5483ca46e47c050bfbc76}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+FLASHIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc9f59ee893611b5b9281c0c1bc0d68}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+FLASHIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga080fe70662e8257140030620cdd19c67}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+FLASHIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47d9384a244ab2458497b51001466d45}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+PKAIM\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277cd56e16c3b9b1f6f7635f94627e3d}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+PKAIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47d9384a244ab2458497b51001466d45}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+PKAIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56871f5ed3837d54762be7532f942dcd}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+PKAIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277cd56e16c3b9b1f6f7635f94627e3d}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+PKAIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca164e2db39b9a74c4fd22c89b0204e7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+AESIM\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3c5378ff9f6161e9e1dde3a82bd0d11}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+AESIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca164e2db39b9a74c4fd22c89b0204e7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+AESIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d1b5d607645bd78f636b26319b8eb3f}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+AESIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3c5378ff9f6161e9e1dde3a82bd0d11}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+AESIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab00056f6ec62aaa09af45ab26d63f3c3}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+COMPIM\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a8365a4fd57255f99e0e2d83bb9339f}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+COMPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab00056f6ec62aaa09af45ab26d63f3c3}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+COMPIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cac9cf1012d870e65c11505e864ff38}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+COMPIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a8365a4fd57255f99e0e2d83bb9339f}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+COMPIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b7bc885b8318b87af505901350016ea}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+ADCIM\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ac2fe9f0509a1bc788cb89157416b3a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+ADCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b7bc885b8318b87af505901350016ea}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+ADCIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f007a328cb6b89a72a041da2f30e09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+ADCIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ac2fe9f0509a1bc788cb89157416b3a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+ADCIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f0dbde1daf22c2ab03de72ff6db3dca}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+DACIM\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf220a9a2dff42dd4ce46f632b2acd981}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+DACIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f0dbde1daf22c2ab03de72ff6db3dca}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+DACIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga357d854f96028d998ab9ac52ac9cc26e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+DACIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf220a9a2dff42dd4ce46f632b2acd981}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+DACIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12d24b3fa94b78e1d8668e1323fabb9a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI0\+IM\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga304c7816f76b500cd875985d027193c2}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI0\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12d24b3fa94b78e1d8668e1323fabb9a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI0\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59e3b170beed5563729c6698c1f46c3c}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI0\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga304c7816f76b500cd875985d027193c2}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI0\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818418ac9cae384ecbe3d9b0f18d6757}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI1\+IM\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee39c17e1e2cedbc43440aa94637cf6a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI1\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818418ac9cae384ecbe3d9b0f18d6757}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI1\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e3c56a1aca2b476d5c35e194e37a07}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI1\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee39c17e1e2cedbc43440aa94637cf6a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI1\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca7dbcc5d5109a8fc7e85fdce10dc51e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI2\+IM\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e9fe4d74350a5828547e56286c615d}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI2\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca7dbcc5d5109a8fc7e85fdce10dc51e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI2\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9686787eeb9315148cc108c35397d08e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI2\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e9fe4d74350a5828547e56286c615d}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI2\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac13f670afebb24c8eb423b1836e9109a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI3\+IM\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad551cc53113f9fc29c0de27bf79389ae}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI3\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac13f670afebb24c8eb423b1836e9109a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI3\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a8e3304b41c6aa15dab008d92d9a049}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI3\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad551cc53113f9fc29c0de27bf79389ae}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI3\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d44a5b757f88062e9fca392710f8de}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI4\+IM\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fadd78fb65f6d97ff5efc22ec1814bb}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI4\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d44a5b757f88062e9fca392710f8de}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI4\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad54dd4ff6cd4b4da0cf851ec51029f4b}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI4\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fadd78fb65f6d97ff5efc22ec1814bb}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI4\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b58607690bf51404b0d29e7b9b3d497}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9e02ce613e19262f5e0a41a0a82bdc7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b58607690bf51404b0d29e7b9b3d497}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95eedc06792f4e703b18bd41f4f8a41d}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI5\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9e02ce613e19262f5e0a41a0a82bdc7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI5\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga505760ee8498558fbc7a7551c6aaa291}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e6ed2d63bffd12b14584784d16f2b75}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga505760ee8498558fbc7a7551c6aaa291}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga822dc07968bc6dfaa91d70d8f5593fe7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI6\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e6ed2d63bffd12b14584784d16f2b75}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI6\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfc67ada6f1a7b383b87c86a74e426bf}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60278b9d0c5c88c2150a11163ca45f09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfc67ada6f1a7b383b87c86a74e426bf}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e12356920913aa69de07ead93cda61e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI7\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60278b9d0c5c88c2150a11163ca45f09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI7\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf088395c27910f7384d923a72d0a67fa}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1d510d2e3590b7f4c90a6eb8cb99955}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf088395c27910f7384d923a72d0a67fa}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95cb69fef9cd555f696ddfcc65d0b6d5}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI8\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1d510d2e3590b7f4c90a6eb8cb99955}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI8\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4623916c7561974ae864f04e3f2a6805}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa612975bebdb73d7030a22b14da1de2}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4623916c7561974ae864f04e3f2a6805}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6583f42349abca8e728b18f829ec60d9}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI9\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa612975bebdb73d7030a22b14da1de2}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI9\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac14f759f71550d660644a2d0017c1415}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f419378357bcd460ae10d3ce34dfe7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac14f759f71550d660644a2d0017c1415}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b4f47daf1162671392b155acc1d7a8d}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI10\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f419378357bcd460ae10d3ce34dfe7}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI10\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga536617143a58dd4712d07c545af7ee09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga665f6dea59ce3365368bdedaf897dfd4}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga536617143a58dd4712d07c545af7ee09}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac758c9b6c6a31c2bf26ca9bd44022a2a}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI11\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga665f6dea59ce3365368bdedaf897dfd4}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI11\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68244391b5e00958482569693d7ae907}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7077ae135cbc5219be727edee3ff993b}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68244391b5e00958482569693d7ae907}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f754f6d9d514fee1b98b570dc5fb0e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI12\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7077ae135cbc5219be727edee3ff993b}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI12\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdc9585a63e857037eaaf258a514275}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c0fa5501cd9e85d9182c7cdbf0637e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdc9585a63e857037eaaf258a514275}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3e08ff8fbc01ea68e90a7f88ffdca81}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI13\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c0fa5501cd9e85d9182c7cdbf0637e}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI13\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaccfb8e4f042f0fa863b9c79496f7355}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4cb9366072968436e93d785bab61d70}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaccfb8e4f042f0fa863b9c79496f7355}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga654ffde6de76814d46832d4ccb499869}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI14\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4cb9366072968436e93d785bab61d70}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI14\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97fbb4c41759eb9bcb8a81c8fae3e9d4}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a9b39e48aa5a65fbe4f7bfbe33fe9e0}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97fbb4c41759eb9bcb8a81c8fae3e9d4}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c75a3504a342e4e7943a76612f02722}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI15\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a9b39e48aa5a65fbe4f7bfbe33fe9e0}{SYSCFG\+\_\+\+C2\+IMR1\+\_\+\+EXTI15\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc4a80701810008fcf3008d6b17500a2}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH1\+IM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ce505c9e8ea0ad6533894e7fe4847f1}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH1\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc4a80701810008fcf3008d6b17500a2}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH1\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6303b18f9edee9c396b500f9a6cd4448}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH1\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ce505c9e8ea0ad6533894e7fe4847f1}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH1\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga205f6d78908fc3477a75271dd0ffe15b}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH2\+IM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41cbe465eedcafb477f3b307aefc952c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH2\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga205f6d78908fc3477a75271dd0ffe15b}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH2\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c33a3a887fd44fbb2ffb1b360bb3724}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH2\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41cbe465eedcafb477f3b307aefc952c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH2\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92bdc34038220e3e0eb707b1db35113d}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH3\+IM\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9756e2596beb906a65e59fa4c2dc9391}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH3\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92bdc34038220e3e0eb707b1db35113d}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH3\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33f31c764febc1d9a599bc8677f7e38e}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH3\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9756e2596beb906a65e59fa4c2dc9391}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH3\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e6f5ff42608edafd69290ff61d86bc5}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH4\+IM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a2f90a5fd9bf0979f3122613b1ce5ab}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH4\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e6f5ff42608edafd69290ff61d86bc5}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH4\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7eff9e8c5436d9901533b2671933e5ca}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH4\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a2f90a5fd9bf0979f3122613b1ce5ab}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH4\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff787ddfc2f9982c379935a58ac63629}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH5\+IM\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01976e4d6a92a55b149c651eba4ef503}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH5\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff787ddfc2f9982c379935a58ac63629}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH5\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga253c18b060220e5c8b8a870d2e954336}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH5\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01976e4d6a92a55b149c651eba4ef503}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH5\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac41b0c3d1972acffb12f85f76334500f}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH6\+IM\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10afe3959a20ba32749c7a944a228e77}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH6\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac41b0c3d1972acffb12f85f76334500f}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH6\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee9d278041bd3bf8d646a32f1ffdb592}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH6\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10afe3959a20ba32749c7a944a228e77}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH6\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f6c58132ad0fce2caf6846e4e8da4a3}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH7\+IM\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74c64e92caa05652b082758f34e3e0d}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH7\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f6c58132ad0fce2caf6846e4e8da4a3}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH7\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9573717292236cae4e980b01586a1d83}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH7\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74c64e92caa05652b082758f34e3e0d}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA1\+CH7\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064bd3adc844f50806aed430f586bd46}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH1\+IM\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fd8024ade821e372d4743a95307b53e}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH1\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064bd3adc844f50806aed430f586bd46}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH1\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38410ebabc26fda47f348e22bf5acd0b}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH1\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fd8024ade821e372d4743a95307b53e}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH1\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bb4ea9bdbac4f735f2e6fd9db23d289}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH2\+IM\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35566c9b2ad1b8e7f498b87858c84346}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH2\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bb4ea9bdbac4f735f2e6fd9db23d289}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH2\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f5abe0f1c72d3f1ad9bd58f2517dae8}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH2\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35566c9b2ad1b8e7f498b87858c84346}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH2\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga873a3b75825b4568aa40685acae448d3}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH3\+IM\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a666d0215066dedea94495c8b040dff}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH3\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga873a3b75825b4568aa40685acae448d3}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH3\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ddb247fe67d8adfbdc575dd224e0b5}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH3\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a666d0215066dedea94495c8b040dff}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH3\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f556ef3552f843c05ca9773e3fe3b09}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH4\+IM\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4e66d5acc90201248e1e5c12e58bca2}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH4\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f556ef3552f843c05ca9773e3fe3b09}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH4\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae28fcee506ce2b831165e4e688cd2756}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH4\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4e66d5acc90201248e1e5c12e58bca2}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH4\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace796fb36fc75713fa44333534a34dd0}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH5\+IM\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11d04a4993c6ded8618a4857524eb769}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH5\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace796fb36fc75713fa44333534a34dd0}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH5\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b484891c87465e573440cb549c7f819}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH5\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11d04a4993c6ded8618a4857524eb769}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH5\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac08ce1df473fa2b1759e511322f25df}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH6\+IM\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5d5e046845fd2681938c490f996a1e}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH6\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac08ce1df473fa2b1759e511322f25df}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH6\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb20d1774044f5ffc5eddd7db8e53be4}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH6\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5d5e046845fd2681938c490f996a1e}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH6\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0f8c003a80396e64233a4435c233a81}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH7\+IM\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a26c12944cb325f739b6e3b3e39f70c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH7\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0f8c003a80396e64233a4435c233a81}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH7\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad41ed1ce539e9d13321989c8ed774ca6}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH7\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a26c12944cb325f739b6e3b3e39f70c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMA2\+CH7\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01425e4b6a2d431d5862a37566e36fe1}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMAMUX1\+IM\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf458cc8eeb5bcdb04435619e863e2741}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMAMUX1\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01425e4b6a2d431d5862a37566e36fe1}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMAMUX1\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2e792897e42761b26005df45c75072b}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMAMUX1\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf458cc8eeb5bcdb04435619e863e2741}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+DMAMUX1\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga899c324bbc89e5d862969c6fa8e022fd}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3220e4d6665f32b3d2b468913fc1477c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga899c324bbc89e5d862969c6fa8e022fd}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga632350a904aa58ce34eb8d4dd7726313}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVM3\+IM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3220e4d6665f32b3d2b468913fc1477c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVM3\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45cdff8be823357a95f6a443849e0832}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVDIM\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bc4d33271029393cb01c035b6e75402}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVDIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45cdff8be823357a95f6a443849e0832}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVDIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05fbebd45489a039c436324856113c8c}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVDIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bc4d33271029393cb01c035b6e75402}{SYSCFG\+\_\+\+C2\+IMR2\+\_\+\+PVDIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52365cdbd241e6d83e6d12a75411347}{SYSCFG\+\_\+\+RFDCR\+\_\+\+RFTBSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cd98782b70a516843341cd5a3403f54}{SYSCFG\+\_\+\+RFDCR\+\_\+\+RFTBSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52365cdbd241e6d83e6d12a75411347}{SYSCFG\+\_\+\+RFDCR\+\_\+\+RFTBSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70b8e196bc702c52f9affb3fc8aa2c54}{SYSCFG\+\_\+\+RFDCR\+\_\+\+RFTBSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cd98782b70a516843341cd5a3403f54}{SYSCFG\+\_\+\+RFDCR\+\_\+\+RFTBSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5709c819485012d8a25da27532ca5682}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5709c819485012d8a25da27532ca5682}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22c11e015740a9c541983171469cf858}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22c11e015740a9c541983171469cf858}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a96e487d4a9ece218e3ebbb805a0491}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a96e487d4a9ece218e3ebbb805a0491}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658618a45a681d786f458a90e292d3e9}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658618a45a681d786f458a90e292d3e9}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78d523fe80ade14583f592b7c210ba77}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78d523fe80ade14583f592b7c210ba77}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c0630dea37366c87269b46e58b7a32b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c0630dea37366c87269b46e58b7a32b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d50d5bde73807289d1e0995cf78fd5d}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d50d5bde73807289d1e0995cf78fd5d}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6e1d618bee79c5c11437517409ce1ab}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6e1d618bee79c5c11437517409ce1ab}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2ee714428013b4a48aba608f6922bd6}{I2\+C\+\_\+\+CR1\+\_\+\+DNF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ac4fd3b4e54f94b3060b72df13b168}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ac4fd3b4e54f94b3060b72df13b168}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98f66350195b4d9e12028a92418d0bf}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98f66350195b4d9e12028a92418d0bf}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da363db8ccde4108cf707cf86170650}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104ff6658fd793e162a156b2517c2181}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104ff6658fd793e162a156b2517c2181}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a60efaeebfb879bec280f46beb30ea}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga973b09b232a3f758409353fd6ed765a2}{I2\+C\+\_\+\+CR1\+\_\+\+SBC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7266529618030580952f062b4996649d}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7266529618030580952f062b4996649d}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75a226d059143573fab07f866853ce75}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca44767df3368d7f0a9a17c20c55d27b}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a423076644a3c84a2850d3e1c8bb9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a423076644a3c84a2850d3e1c8bb9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga656e66b079528ed6d5c282010e51a263}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9ac4b2a3abdba26286c5a097d25055d}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9ac4b2a3abdba26286c5a097d25055d}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393649f17391feae45fa0db955b3fdf5}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga345042d0c459945eeb995572d09d7eb8}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga345042d0c459945eeb995572d09d7eb8}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{I2\+C\+\_\+\+CR2\+\_\+\+SADD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga163b3a97f88712d6315c82a9bf90bb9a}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga163b3a97f88712d6315c82a9bf90bb9a}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6727029dc8d7d75240f89ad9b6f20efa}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6727029dc8d7d75240f89ad9b6f20efa}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5454de5709c0e68a0068f9f5d39e5674}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2de0f12e6fb297c2c29bee5504e54377}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2275a40bdbf9fb2d79479145dac82b40}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2275a40bdbf9fb2d79479145dac82b40}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga281936f6a82953273129d4b49c3fa18b}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga281936f6a82953273129d4b49c3fa18b}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa111bdbf7119c6016d079f11e056e2b3}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa111bdbf7119c6016d079f11e056e2b3}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23a58895a897ccc34a8cbbe36b412b69}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d609383e8211f61b5156c96fc893fde}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d609383e8211f61b5156c96fc893fde}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40a52e70fef6b2511cf4abf851f3de35}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40a52e70fef6b2511cf4abf851f3de35}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae64def9753ec76fce7f32c36cff0fc8a}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae64def9753ec76fce7f32c36cff0fc8a}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f23a5d38cdfb657316843f2eb593779}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f23a5d38cdfb657316843f2eb593779}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5edd56eaa7593073d586caef6f90ef09}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d8494e091aa7d42612bd6405080b591}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d8494e091aa7d42612bd6405080b591}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3bb2ec380e9f35b474eaf148cefc552}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42e2cc2537de174ba963e10465839429}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42e2cc2537de174ba963e10465839429}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga174c52a1a52ea230c1df9deaaeb225a6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga174c52a1a52ea230c1df9deaaeb225a6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57d97d3acf2bd80942e357f3f475b014}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57d97d3acf2bd80942e357f3f475b014}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12b324eb77eca7f482335a4c487baea2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12b324eb77eca7f482335a4c487baea2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga748987767694ba4841a91d4c20384b4c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376675c38ba759a190b4622f07f28ca}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376675c38ba759a190b4622f07f28ca}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad175519e75a05674e5b8c7f8ef939473}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga710efe1da20e12551125232f7bec0692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga710efe1da20e12551125232f7bec0692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}~(0x5\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga964d46311d97ccf1ff4a8120184eed81}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8555f5c7312e5f17f74a7f1371ade84c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4ad64522f818be53e2296d7935b3aa4}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4ad64522f818be53e2296d7935b3aa4}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30e63a7bc531a8a74283dd0db04d82f8}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30e63a7bc531a8a74283dd0db04d82f8}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2d52eba6adbdaa16094d8241aeb2b20}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76876f2b0ee371ae51c7edaf49b7908e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76876f2b0ee371ae51c7edaf49b7908e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eb185e660b02392b3faac65bae0c8df}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f8fd2508d3b30a732c759443b306e6}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161f0eb0b81cabc49a410634c104269e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161f0eb0b81cabc49a410634c104269e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1331841a70ef826b762e9d96df38703b}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1331841a70ef826b762e9d96df38703b}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5cfdc434959893555b392e7f07bfff7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b8106d20526ae7331a81e6f55befd4b}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b8106d20526ae7331a81e6f55befd4b}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a924e7fc2b71c82158224870f9d453}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0f7b6650f592e9ddc482648a1ea91f2}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d81bce8d2faf7acbef9a38510a8542}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b7f58db7b232337697e4eb77a6c3506}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b7f58db7b232337697e4eb77a6c3506}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5defcd355ce513e94e5f040b2dad75a6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcfb74e08645d90f4cd0a9794443ab6d}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcfb74e08645d90f4cd0a9794443ab6d}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95aa3d29b8e59de06a45d15d03f721af}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0009385c4ff0c3e9959b870b9e7ace8}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0009385c4ff0c3e9959b870b9e7ace8}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69d68fcf5699e9efac110d08866c1c05}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69d68fcf5699e9efac110d08866c1c05}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea0670926d93f117848dd6d0ba0305b3}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea0670926d93f117848dd6d0ba0305b3}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70d48ac9eb5511d487beea822c90ff0}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70d48ac9eb5511d487beea822c90ff0}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca2cb2a1182484457c4f36df7689fa2d}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca2cb2a1182484457c4f36df7689fa2d}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7fecaffd6b9412766724e78b6f5636f}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7fecaffd6b9412766724e78b6f5636f}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dbc14227b3e6166444fb20b688ca88d}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dbc14227b3e6166444fb20b688ca88d}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0a6bc21622903130514a30c1d379491}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0a6bc21622903130514a30c1d379491}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadee97d76c661455b9abbe4e722d9659e}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadee97d76c661455b9abbe4e722d9659e}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf07263f18f4aa830949c0c08ec8d79}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf07263f18f4aa830949c0c08ec8d79}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52d9983842806eee20110d73be4c9671}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52d9983842806eee20110d73be4c9671}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a2a6c5a1a734ffd4721225862ce4216}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a2a6c5a1a734ffd4721225862ce4216}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993072971fbd0407698aca55c6d22ad7}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993072971fbd0407698aca55c6d22ad7}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga276e6692440e4c8afeafc013e56fa2bb}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga276e6692440e4c8afeafc013e56fa2bb}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9050a7e2c1d8777251352f51197e4c80}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab129239058f702e7f5d09e908818fce2}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab129239058f702e7f5d09e908818fce2}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac46e27edee02106eec30ede46a143e92}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee92451db537602ee8e474003979350c}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee92451db537602ee8e474003979350c}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab68515e7c5c0796da616c92943a17472}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe59e51ed40569ab397e2cf9da3a347f}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0852a41941609bf61e426d49e0918e5b}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0852a41941609bf61e426d49e0918e5b}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a64f0841ce0f5d234a72b968705c416}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga118063279b7e54a6842bf411c15019a4}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga118063279b7e54a6842bf411c15019a4}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bc8765152bfd75d343a06e3b696805d}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6838048cdfcde822e12ab95b17396c3}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6838048cdfcde822e12ab95b17396c3}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a76993c176007a7353a33b53e7d3136}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac30a300f7bcd680b82263f4059f67a89}{I2\+C\+\_\+\+PECR\+\_\+\+PEC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fea8788580dee5f72df6ced4f43314a}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fea8788580dee5f72df6ced4f43314a}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54a8527f0da080debfb9cb25c02deaff}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6081e174c22df812fca8f244c0671787}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf450548d1ffe8b3da7c2f2167640a5b5}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaced77c42e2ae2b8086eb8f42998a9c96}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf450548d1ffe8b3da7c2f2167640a5b5}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c3f2652da96b8830c1ae573ca0552d8}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaced77c42e2ae2b8086eb8f42998a9c96}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4811274240a90c2ad8ccb33152f731d}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9626a5a51cc40d1c5e7cefc107eb6709}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4811274240a90c2ad8ccb33152f731d}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae558c7b7d2da376958a4aef6ece2ea8}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9626a5a51cc40d1c5e7cefc107eb6709}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3e3696fead8793fbd26a5cd9969ed1}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6820f34c850614d850922c9b73e5ac88}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3e3696fead8793fbd26a5cd9969ed1}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0e775f356495ea5e863f496f8bc6bef}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6820f34c850614d850922c9b73e5ac88}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae234ea1c56856edbb469eb2c688eaf15}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71352b06bc8fec35541498ab710d03f3}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae234ea1c56856edbb469eb2c688eaf15}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04ac6282af5351b699566c9b6e20f823}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71352b06bc8fec35541498ab710d03f3}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b319bfb23bf9194487630ca42fcfa39}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae307d5543feefff203120db5f061d156}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b319bfb23bf9194487630ca42fcfa39}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d15e9ba8c42e8fab81c70f10460fd25}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae307d5543feefff203120db5f061d156}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b2b15cfc56a7c8e4a82b2f2642a223}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaac77719bce4e4da2cb1b62e83390451}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b2b15cfc56a7c8e4a82b2f2642a223}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc6c11f28c44c655ee7f5a5d1f564a95}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaac77719bce4e4da2cb1b62e83390451}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97f6891fa0894dc60c48fc9ac2b6ef70}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d3f0ceb3a71ab8423966ae1710f6f5}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97f6891fa0894dc60c48fc9ac2b6ef70}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ee60d7196368cca40b8fc040220924}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d3f0ceb3a71ab8423966ae1710f6f5}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafa0947c1bff73c81b6bc0852740e68a}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ecf20b7a96967eaa4ab95584bc53ba5}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafa0947c1bff73c81b6bc0852740e68a}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4cd79f95acc75ce269808c7a2c30ba}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ecf20b7a96967eaa4ab95584bc53ba5}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b7ad97885484235cb132625ed00a2a4}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf289089f5866ff6c3a20881511fd09c3}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b7ad97885484235cb132625ed00a2a4}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2875187e3f99264973733d33dd2c871}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf289089f5866ff6c3a20881511fd09c3}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad864a9fcf5351c04474ce55dfeb279f1}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2551e3f35652f469af1bdd73b1f44474}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad864a9fcf5351c04474ce55dfeb279f1}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b37941b3deca53823ebb93fc62a65c}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2551e3f35652f469af1bdd73b1f44474}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf2889745f35e258157b3bc9868d67be}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cfee16268b49f84740e216e10bac46f}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf2889745f35e258157b3bc9868d67be}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ee39115963fd8ab8371c3d4f2f7a86}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cfee16268b49f84740e216e10bac46f}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94084f250f099f4ea8e995105b6c0e8a}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbe7814dfb031949f133785f31c6ced}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94084f250f099f4ea8e995105b6c0e8a}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b2d65b33ff516a42d3dbb07a082db2}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbe7814dfb031949f133785f31c6ced}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a136eddf736fe65ddbe2e41b690310}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1394e62fddfeef9b04688e0cf261ec8}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a136eddf736fe65ddbe2e41b690310}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a91c8c4ff53f03b5c1b7618e69b9ee}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1394e62fddfeef9b04688e0cf261ec8}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1a92a8ff9ee0ce6477aed2156b7dda9}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b8fe10dd670061bd0ef9a7a0da52f97}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1a92a8ff9ee0ce6477aed2156b7dda9}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c49c751c6c8ed206a7bdef36221e901}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b8fe10dd670061bd0ef9a7a0da52f97}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8d82fa1c7025dd166e7ae5209d614}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+C\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81023d69a4c4e8d18ad04a07dbdb8da}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8d82fa1c7025dd166e7ae5209d614}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258391dec1ae72adea1a736e44a34606}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81023d69a4c4e8d18ad04a07dbdb8da}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc917ea0c192e899e5c89fb173a6c7a7}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+C\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9b637e2035d0396f19d64f82d0fc20b}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc917ea0c192e899e5c89fb173a6c7a7}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ee0441156bdc905c5cef0aa62c8baa5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9b637e2035d0396f19d64f82d0fc20b}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21d30af271613ed68841c1574fdc6b12}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+C\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab575d817981bd61940a6a703a3861e5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21d30af271613ed68841c1574fdc6b12}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3716be1f5312220ea743e1567aca5896}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab575d817981bd61940a6a703a3861e5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga103acdcfbc475e2575424d590736220e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+C\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad654f09fbf88b0fa3a73a2e82c166f02}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga103acdcfbc475e2575424d590736220e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga125c33b54e1d7f6b3ee2db3e4d42d0e3}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad654f09fbf88b0fa3a73a2e82c166f02}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785c219e9906930fe0e6e8458041f9d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+C\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a6e3f74acbe8582b9aad084094671e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785c219e9906930fe0e6e8458041f9d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6121399bcd2d01afb72f9554e1c9ca5d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a6e3f74acbe8582b9aad084094671e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7adf4826f85c0718ad229597ab628863}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+C\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9133372069ac850aa311fb261bef9b63}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7adf4826f85c0718ad229597ab628863}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3b0ca3b1d79f077160f663f759c33a}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9133372069ac850aa311fb261bef9b63}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7380d498173e4d69e54699e3e4d7657}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+S\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a60605ba39668908575e5fcd199d9c9}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7380d498173e4d69e54699e3e4d7657}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7fd909278321672b116ada642c103f5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a60605ba39668908575e5fcd199d9c9}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad011048c6b8261e74b5fb2e5b6da480d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+S\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89929b4d9562f6535796de2e96a03aa2}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad011048c6b8261e74b5fb2e5b6da480d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bfb4291a20325587d5f5bdcb499cc82}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89929b4d9562f6535796de2e96a03aa2}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41d0c0cd41b72d971cf4b562a5560f4}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+S\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3289d066c17131cbb8548f3c1ae90d54}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41d0c0cd41b72d971cf4b562a5560f4}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa080c18e79870062984012597f580ad}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3289d066c17131cbb8548f3c1ae90d54}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae817c69a6223b451330cc59c0cc1ffe1}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+S\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78ac7b2ce1547471bd1ed0837609a80}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae817c69a6223b451330cc59c0cc1ffe1}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ce1c5138a2964502619e4d8c383e02}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78ac7b2ce1547471bd1ed0837609a80}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf91edccb4cf2264a53696ba3f43092e9}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+S\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3b0bcaa2bf0455ea3a6acab9fb7510}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf91edccb4cf2264a53696ba3f43092e9}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea286964104394e5d7affdb5bdd5aa97}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3b0bcaa2bf0455ea3a6acab9fb7510}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdb9833e014e80d5a5cb1550e4c526e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+S\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7db098e7130880b093fbd977d7c4bf56}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdb9833e014e80d5a5cb1550e4c526e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1168b5695fcb15b3870525918c3d1850}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7db098e7130880b093fbd977d7c4bf56}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea53ba4ac18e135249f54445e79af2ce}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1\+F\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7564472045fd29c618f05d1a025f79}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea53ba4ac18e135249f54445e79af2ce}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf59899b2e724c85e3b714420d32eb46d}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7564472045fd29c618f05d1a025f79}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04c5821fd4da03ee62ab082e015d093}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2\+F\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3492f9518e20cb2c8e0a18b690c13240}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04c5821fd4da03ee62ab082e015d093}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6598d69a17c15b3e98d5b43e67d13a0}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3492f9518e20cb2c8e0a18b690c13240}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d4f1cad15e068c37da07524306c55ed}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3\+F\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a6521b2e4413cf0514929672df2373}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d4f1cad15e068c37da07524306c55ed}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63f16e1c90f0b4c06a2e533598c188e3}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a6521b2e4413cf0514929672df2373}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce85699080be4fecc4d07eb009a92ef}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4\+F\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1350b6c0023cc24f1cf63752af873093}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce85699080be4fecc4d07eb009a92ef}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1b4a16036b7659d140221bf6e516d2}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1350b6c0023cc24f1cf63752af873093}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac32792be095d05d5d9c589acf3f3a54c}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58293f72765e6fc56fdc2d92e0c160dc}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac32792be095d05d5d9c589acf3f3a54c}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0b5f0485b042232869cdaf82b8d145}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58293f72765e6fc56fdc2d92e0c160dc}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga889e162f3148c1980e266892d3ec2fe8}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6\+F\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ff416d0489564d14ed8cfa69ff68c8}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga889e162f3148c1980e266892d3ec2fe8}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0316497a6eda8b7269f2b6ea3072df}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ff416d0489564d14ed8cfa69ff68c8}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599e8928838fb6426e5626aba94856bd}{IPCC\+\_\+\+C2\+CR\+\_\+\+RXOIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9708c3074d1f1cd86328f3bea1b246c1}{IPCC\+\_\+\+C2\+CR\+\_\+\+RXOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599e8928838fb6426e5626aba94856bd}{IPCC\+\_\+\+C2\+CR\+\_\+\+RXOIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30fd6f7e7983e8bcf84911ba59198cc9}{IPCC\+\_\+\+C2\+CR\+\_\+\+RXOIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9708c3074d1f1cd86328f3bea1b246c1}{IPCC\+\_\+\+C2\+CR\+\_\+\+RXOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca74f01e0e183d43bc0758fb86e9026}{IPCC\+\_\+\+C2\+CR\+\_\+\+TXFIE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga295e3d85d21bfb4de66ce1192207d048}{IPCC\+\_\+\+C2\+CR\+\_\+\+TXFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca74f01e0e183d43bc0758fb86e9026}{IPCC\+\_\+\+C2\+CR\+\_\+\+TXFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68cfb3bfd73af521ccb010d6e29660ad}{IPCC\+\_\+\+C2\+CR\+\_\+\+TXFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga295e3d85d21bfb4de66ce1192207d048}{IPCC\+\_\+\+C2\+CR\+\_\+\+TXFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc9e5a913ee8f08bf1bd2f2f1e8875a}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+OM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496f3e6ff365a9ae83770dcb4ce22aaa}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc9e5a913ee8f08bf1bd2f2f1e8875a}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga295ade917b23a522a5cfe7f93414a682}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496f3e6ff365a9ae83770dcb4ce22aaa}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada03cdcbf2947b99f7e7391db0661bbe}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+OM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga486c38e6617a076422cbdc17526c036f}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada03cdcbf2947b99f7e7391db0661bbe}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee85b5b6f8a4ebc163352c49c9b2f72c}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga486c38e6617a076422cbdc17526c036f}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b64ce61bfff3fdd134e0246b13c491}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+OM\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e21ed998fd9e05b0bd7f4b9d8ca859d}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b64ce61bfff3fdd134e0246b13c491}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0583c3a4a5af23b58d57a7d60520b4}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e21ed998fd9e05b0bd7f4b9d8ca859d}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef526952ef05d0a1962ce73d3351b3b}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+OM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88cc9ebbd89f8fc1ccc65e740848727e}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef526952ef05d0a1962ce73d3351b3b}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac69f0d1c726034afd1706e6e1c81fcf8}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88cc9ebbd89f8fc1ccc65e740848727e}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6089ddbcee8f1f08edfbd9df4184d6}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+OM\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7c924d0f68d6698da438721c209aff9}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6089ddbcee8f1f08edfbd9df4184d6}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1a9cbd6c5e19234c5baa4d1500460bb}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7c924d0f68d6698da438721c209aff9}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada1f67fce218b8aa3072539bb581d252}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+OM\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acca08795a153873e4f6282cc59af11}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada1f67fce218b8aa3072539bb581d252}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+OM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42003469247c8c10b613083e2c1a8c1b}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acca08795a153873e4f6282cc59af11}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb93ac23cc66a00f33d98283a7a2afcc}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+FM\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04122659cac123e1488472fba30ab34}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb93ac23cc66a00f33d98283a7a2afcc}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4861fdf47d276822cbd3dd734da1193e}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04122659cac123e1488472fba30ab34}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH1\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga518978cf96df167eee9ef0606c26d868}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+FM\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d79549f81641ae8d5d30fe349203c85}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga518978cf96df167eee9ef0606c26d868}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb3c5bb4e73d9bdeea5cbc2312422b7}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d79549f81641ae8d5d30fe349203c85}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH2\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6627a35cece1fd03dbd2400433df48f0}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+FM\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016806ea847c4081f3962cd6758001a0}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6627a35cece1fd03dbd2400433df48f0}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e16df608845d33f7f451079aaa603a}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016806ea847c4081f3962cd6758001a0}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH3\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921dea14e87d5aa7cda857424c8da3de}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+FM\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada06bffa109005731e519b3bc2ccc884}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921dea14e87d5aa7cda857424c8da3de}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaabb0ab3df5a9df0e929d68fae63d303}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada06bffa109005731e519b3bc2ccc884}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH4\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a828f04ad78070edd522f37427900da}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+FM\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c93b33b516132ecbd1c8292b573897}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a828f04ad78070edd522f37427900da}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga170cee967dceab85e4ba2ec83584fae3}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c93b33b516132ecbd1c8292b573897}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH5\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63ea0925da05893243b24a1562290193}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+FM\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914bd858a92295a5e7242fd5f15666ae}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+FM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63ea0925da05893243b24a1562290193}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+FM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f36c7454d5a7a4e7839083e927373d}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914bd858a92295a5e7242fd5f15666ae}{IPCC\+\_\+\+C2\+MR\+\_\+\+CH6\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53a0b7fe9a056788fa43dd6404f9fd}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+C\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9435af599ce0c57e551fa35a3df76cd}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53a0b7fe9a056788fa43dd6404f9fd}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4c38a4765926729ec97aa3e944056ec}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9435af599ce0c57e551fa35a3df76cd}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36b97dbda5ceee31d9762a60766810a5}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+C\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f722abc68c574f277109d2828ede935}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36b97dbda5ceee31d9762a60766810a5}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c3b699c14b52a766031e160d7385453}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f722abc68c574f277109d2828ede935}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7db76bdd3622270bc4a061b459de4ff}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+C\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6fea52a469c916ed1e561774890bf77}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7db76bdd3622270bc4a061b459de4ff}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga207183c4b30e5828df8dafb205e21ea8}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6fea52a469c916ed1e561774890bf77}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb383e80f62f396d531619545ce154c}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+C\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga333a89465aa4ae72e43dfa171f012323}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb383e80f62f396d531619545ce154c}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7184dda01822e18b9405d58d68a6ffbc}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga333a89465aa4ae72e43dfa171f012323}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5701db6d984cf18d629fa21abe93486}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+C\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f2181c339dc33a966e864ec197df852}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5701db6d984cf18d629fa21abe93486}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4231b7940c1d8ba8d41e3ed9e1cf854}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f2181c339dc33a966e864ec197df852}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff559c639caaabba22aaff1052c3faf5}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+C\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5022dd70d26141d25d19bf936617a1a}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff559c639caaabba22aaff1052c3faf5}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+C\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1663af930c7a70eecfdf8b69760ea2b}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5022dd70d26141d25d19bf936617a1a}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8ee4fee7b8d2160f886b25543680ad}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+S\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade75fe463b06820c3b1e68320a530453}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8ee4fee7b8d2160f886b25543680ad}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5944c872f5397036155a191b3920ebac}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade75fe463b06820c3b1e68320a530453}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92f3e3f74ff4552c9624630a5d9bc881}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+S\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bfea065f9216c225f749c99047c0758}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92f3e3f74ff4552c9624630a5d9bc881}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0da739fb0dab0ea3a40a137d3c6eb03}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bfea065f9216c225f749c99047c0758}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ba1fb37aab7428b544c7738ceac91dd}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+S\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga050f3e97a19090bac219c625832f2986}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ba1fb37aab7428b544c7738ceac91dd}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f391844ba5c6a3343908ab8bb5b14b6}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga050f3e97a19090bac219c625832f2986}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4482cf7f6eb6ce8c21925547420116fc}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+S\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddef7311912fcc6053b1454cb5a377ac}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4482cf7f6eb6ce8c21925547420116fc}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd2ea7595ac07f8d1a4f039a0ffb9726}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddef7311912fcc6053b1454cb5a377ac}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff5878d0a643db20bebdbb37a733fb0}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+S\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca10df2419e570d267a8551245c46ff7}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff5878d0a643db20bebdbb37a733fb0}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d50a49700d1b86bddfdc106cd722d1a}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca10df2419e570d267a8551245c46ff7}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH5\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafc36ca8faa5ce06fc04d0e118477c42}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+S\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga344ffc82ab6a3c4e83dc90fffcc397f2}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafc36ca8faa5ce06fc04d0e118477c42}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9201eb8542fbd85d238d266e66ebc577}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga344ffc82ab6a3c4e83dc90fffcc397f2}{IPCC\+\_\+\+C2\+SCR\+\_\+\+CH6\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8621726abfd240ca91e115ee06cd1977}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH1\+F\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c023d780ae33dd264dbbfc07fa4bed}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8621726abfd240ca91e115ee06cd1977}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga480f6a8e87a7bde6422f7fd2fac92059}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c023d780ae33dd264dbbfc07fa4bed}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcffa15b804286371ae1ae89d5fb7ee8}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH2\+F\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cb98d8b15b72b03cbc4b7d9598fb4fa}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcffa15b804286371ae1ae89d5fb7ee8}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf66f8bb4f30bade6581e163800669c}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cb98d8b15b72b03cbc4b7d9598fb4fa}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae6c6215dafdaf96a4191df7583bf61}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH3\+F\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90e237dbbcb8b0f759536ea6eb1a6baa}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae6c6215dafdaf96a4191df7583bf61}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe2a6cd36665f3e6244dcec630afde79}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90e237dbbcb8b0f759536ea6eb1a6baa}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5530c5cb22eeff41dccd3477f7de5c}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH4\+F\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb653e3b4da8a48fab4846fe69272d1}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH4\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5530c5cb22eeff41dccd3477f7de5c}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad79075a38c2303a8f46403a9fcefbb88}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH4F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb653e3b4da8a48fab4846fe69272d1}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e7d8bdda2b13dedf8766e76752fee74}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH5\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d53d62200bd2a799ba5c99e1db27cfb}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e7d8bdda2b13dedf8766e76752fee74}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH5\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3b4faf477cb70a398da3983082923a3}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH5F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d53d62200bd2a799ba5c99e1db27cfb}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga732e0677edcc881b7ea79804f80b7247}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH6\+F\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8610be98aeaf167ae15b4f6ec9764959}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga732e0677edcc881b7ea79804f80b7247}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH6\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga725c8b51472473a65a260f093fa6926f}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH6F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8610be98aeaf167ae15b4f6ec9764959}{IPCC\+\_\+\+C2\+TOC1\+SR\+\_\+\+CH6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6b1b2f21fdb34f7429514cc42c9d536}{IPCC\+\_\+\+CR\+\_\+\+RXOIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf450548d1ffe8b3da7c2f2167640a5b5}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6e898e94d2491bb2d127ef0c580ea8d}{IPCC\+\_\+\+CR\+\_\+\+RXOIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaced77c42e2ae2b8086eb8f42998a9c96}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac72f2f97094f2831280ffab6eba8e47b}{IPCC\+\_\+\+CR\+\_\+\+RXOIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c3f2652da96b8830c1ae573ca0552d8}{IPCC\+\_\+\+C1\+CR\+\_\+\+RXOIE}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0b188f811be6123617e24a872ea3ac}{IPCC\+\_\+\+CR\+\_\+\+TXFIE\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4811274240a90c2ad8ccb33152f731d}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga470049db39c91e43c5eb203b3952667a}{IPCC\+\_\+\+CR\+\_\+\+TXFIE\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9626a5a51cc40d1c5e7cefc107eb6709}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacad2cd232f337f33f0dea76ec9ec4cbe}{IPCC\+\_\+\+CR\+\_\+\+TXFIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae558c7b7d2da376958a4aef6ece2ea8}{IPCC\+\_\+\+C1\+CR\+\_\+\+TXFIE}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b495fe67b15f10859b50a1253268e7}{IPCC\+\_\+\+MR\+\_\+\+CH1\+OM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3e3696fead8793fbd26a5cd9969ed1}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga980aac992b38a392e18ccfed8b2e65b0}{IPCC\+\_\+\+MR\+\_\+\+CH1\+OM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6820f34c850614d850922c9b73e5ac88}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1fb93a9101f11e0c019a339d55ef4c2}{IPCC\+\_\+\+MR\+\_\+\+CH1\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0e775f356495ea5e863f496f8bc6bef}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+OM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43a044528c3a91792e994e78eb4bd303}{IPCC\+\_\+\+MR\+\_\+\+CH2\+OM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae234ea1c56856edbb469eb2c688eaf15}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf263aff2ff90e630c15f1ab05a9ac7c2}{IPCC\+\_\+\+MR\+\_\+\+CH2\+OM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71352b06bc8fec35541498ab710d03f3}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8906be6f15952bdadb680d1036bc5816}{IPCC\+\_\+\+MR\+\_\+\+CH2\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04ac6282af5351b699566c9b6e20f823}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+OM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1789d6f660cfe5719b4eafec1cfd472}{IPCC\+\_\+\+MR\+\_\+\+CH3\+OM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b319bfb23bf9194487630ca42fcfa39}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58303a549b72ead2b3a1a45383ae943d}{IPCC\+\_\+\+MR\+\_\+\+CH3\+OM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae307d5543feefff203120db5f061d156}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab99c92967b4d46987e3c462f4378e692}{IPCC\+\_\+\+MR\+\_\+\+CH3\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d15e9ba8c42e8fab81c70f10460fd25}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+OM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39e139bbc76f5bb9168319c29753d719}{IPCC\+\_\+\+MR\+\_\+\+CH4\+OM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b2b15cfc56a7c8e4a82b2f2642a223}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13063483024aba17ee33ab7b6b7e0a1f}{IPCC\+\_\+\+MR\+\_\+\+CH4\+OM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaac77719bce4e4da2cb1b62e83390451}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88bb606e90478f4c31fc0c175ea56ee7}{IPCC\+\_\+\+MR\+\_\+\+CH4\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc6c11f28c44c655ee7f5a5d1f564a95}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+OM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37564cf4b254b31daf36e605933d5042}{IPCC\+\_\+\+MR\+\_\+\+CH5\+OM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97f6891fa0894dc60c48fc9ac2b6ef70}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e02c264295b4ca5e56eace7be818c01}{IPCC\+\_\+\+MR\+\_\+\+CH5\+OM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d3f0ceb3a71ab8423966ae1710f6f5}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade63b78cd79483b029b92e1d01d50ab8}{IPCC\+\_\+\+MR\+\_\+\+CH5\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ee60d7196368cca40b8fc040220924}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+OM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ffe72a5c708c4d7836de75dce0693a}{IPCC\+\_\+\+MR\+\_\+\+CH6\+OM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafa0947c1bff73c81b6bc0852740e68a}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95e72e432eb0f55c5b79dde3ae205dc2}{IPCC\+\_\+\+MR\+\_\+\+CH6\+OM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ecf20b7a96967eaa4ab95584bc53ba5}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ce1307c599abf5b9a8f12ae567df448}{IPCC\+\_\+\+MR\+\_\+\+CH6\+OM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4cd79f95acc75ce269808c7a2c30ba}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+OM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8aaaeed29e663da1d560fe217ff6da76}{IPCC\+\_\+\+MR\+\_\+\+CH1\+FM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b7ad97885484235cb132625ed00a2a4}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1ae8e98d3a78eac24bd4a172f839d6}{IPCC\+\_\+\+MR\+\_\+\+CH1\+FM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf289089f5866ff6c3a20881511fd09c3}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bd2b38447d2155b91ea7060ce9d80d1}{IPCC\+\_\+\+MR\+\_\+\+CH1\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2875187e3f99264973733d33dd2c871}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH1\+FM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d43c52510705dc241ca33fa57245135}{IPCC\+\_\+\+MR\+\_\+\+CH2\+FM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad864a9fcf5351c04474ce55dfeb279f1}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc0a0b0ebbbfac5b3aa27286403b8f0}{IPCC\+\_\+\+MR\+\_\+\+CH2\+FM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2551e3f35652f469af1bdd73b1f44474}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaffdbfc654740a8825f9bba8f944ce42}{IPCC\+\_\+\+MR\+\_\+\+CH2\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b37941b3deca53823ebb93fc62a65c}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH2\+FM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5affa86bd69f2fbce6ec7c8bca84a3}{IPCC\+\_\+\+MR\+\_\+\+CH3\+FM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf2889745f35e258157b3bc9868d67be}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb25e679461cd948ec9dab58249ffb52}{IPCC\+\_\+\+MR\+\_\+\+CH3\+FM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cfee16268b49f84740e216e10bac46f}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b358463d138fe2579c8ce3d5b778138}{IPCC\+\_\+\+MR\+\_\+\+CH3\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ee39115963fd8ab8371c3d4f2f7a86}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH3\+FM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa43f02d518961bcad920fb57c0df66ad}{IPCC\+\_\+\+MR\+\_\+\+CH4\+FM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94084f250f099f4ea8e995105b6c0e8a}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a5f256ad9c818243c3ab3586393c468}{IPCC\+\_\+\+MR\+\_\+\+CH4\+FM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbe7814dfb031949f133785f31c6ced}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb22a7d345243c43b58ce2809d53d72b}{IPCC\+\_\+\+MR\+\_\+\+CH4\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b2d65b33ff516a42d3dbb07a082db2}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH4\+FM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32f28875bf4429530d858ac34336c113}{IPCC\+\_\+\+MR\+\_\+\+CH5\+FM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a136eddf736fe65ddbe2e41b690310}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac43ea1ccca0d162a80e7a4f8ce046001}{IPCC\+\_\+\+MR\+\_\+\+CH5\+FM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1394e62fddfeef9b04688e0cf261ec8}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac02710950092b5d0bde4a88c96dfa457}{IPCC\+\_\+\+MR\+\_\+\+CH5\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a91c8c4ff53f03b5c1b7618e69b9ee}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH5\+FM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bd311d500df62dd095f764c4a9fc1c}{IPCC\+\_\+\+MR\+\_\+\+CH6\+FM\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1a92a8ff9ee0ce6477aed2156b7dda9}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d8efef4af37a5f380d1dc36580d2743}{IPCC\+\_\+\+MR\+\_\+\+CH6\+FM\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b8fe10dd670061bd0ef9a7a0da52f97}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab020d99011f0aeb6ebc761a4ab9a06af}{IPCC\+\_\+\+MR\+\_\+\+CH6\+FM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c49c751c6c8ed206a7bdef36221e901}{IPCC\+\_\+\+C1\+MR\+\_\+\+CH6\+FM}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0a7b60a6daef0d836cb1fce92ac7c50}{IPCC\+\_\+\+SCR\+\_\+\+CH1\+C\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8d82fa1c7025dd166e7ae5209d614}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+C\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c1daeaf4e5ddbf5d7affe8ec5ece744}{IPCC\+\_\+\+SCR\+\_\+\+CH1\+C\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81023d69a4c4e8d18ad04a07dbdb8da}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593edbcdb4624365dfb62a765ceb8856}{IPCC\+\_\+\+SCR\+\_\+\+CH1C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258391dec1ae72adea1a736e44a34606}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1C}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb7df68d8a840aa06e285521edc26b34}{IPCC\+\_\+\+SCR\+\_\+\+CH2\+C\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc917ea0c192e899e5c89fb173a6c7a7}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+C\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga417814d02ba2161a21c76e18b241ce4a}{IPCC\+\_\+\+SCR\+\_\+\+CH2\+C\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9b637e2035d0396f19d64f82d0fc20b}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfdc5590d5722be34c0674feabe94b8c}{IPCC\+\_\+\+SCR\+\_\+\+CH2C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ee0441156bdc905c5cef0aa62c8baa5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2C}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb3275c17a5c6c9ca8763a128971916e}{IPCC\+\_\+\+SCR\+\_\+\+CH3\+C\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21d30af271613ed68841c1574fdc6b12}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+C\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb21eaee8e7e2b97ef663206c3d1c42}{IPCC\+\_\+\+SCR\+\_\+\+CH3\+C\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab575d817981bd61940a6a703a3861e5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00384cae46635c4e8e765ec2ed0922c6}{IPCC\+\_\+\+SCR\+\_\+\+CH3C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3716be1f5312220ea743e1567aca5896}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3C}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8133d0515391410904a2bab6639b7e1}{IPCC\+\_\+\+SCR\+\_\+\+CH4\+C\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga103acdcfbc475e2575424d590736220e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+C\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37c0e8daabca9033f4786c626d13545e}{IPCC\+\_\+\+SCR\+\_\+\+CH4\+C\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad654f09fbf88b0fa3a73a2e82c166f02}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga452fe1f31cb7d3bab7e1cb1f0d9c6910}{IPCC\+\_\+\+SCR\+\_\+\+CH4C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga125c33b54e1d7f6b3ee2db3e4d42d0e3}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4C}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad3aecfa650b849dce651c06057a21a}{IPCC\+\_\+\+SCR\+\_\+\+CH5\+C\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785c219e9906930fe0e6e8458041f9d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+C\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd40fcf38395d66a25d9083f82257096}{IPCC\+\_\+\+SCR\+\_\+\+CH5\+C\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a6e3f74acbe8582b9aad084094671e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5964e083ec911badfc32761ef8dd1b89}{IPCC\+\_\+\+SCR\+\_\+\+CH5C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6121399bcd2d01afb72f9554e1c9ca5d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5C}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0a74e34f4640ad590e06a2d82ab739}{IPCC\+\_\+\+SCR\+\_\+\+CH6\+C\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7adf4826f85c0718ad229597ab628863}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+C\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25098ff77c54821cd1684327e9022134}{IPCC\+\_\+\+SCR\+\_\+\+CH6\+C\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9133372069ac850aa311fb261bef9b63}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+C\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e883888d7f197b7376449a4868235ea}{IPCC\+\_\+\+SCR\+\_\+\+CH6C}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3b0ca3b1d79f077160f663f759c33a}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6C}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9e2befee0e88740dbd93420934e5eb}{IPCC\+\_\+\+SCR\+\_\+\+CH1\+S\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7380d498173e4d69e54699e3e4d7657}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b5a6e73c0801d5e2304a18883b0d4d}{IPCC\+\_\+\+SCR\+\_\+\+CH1\+S\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a60605ba39668908575e5fcd199d9c9}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08e552a75a3620d33192a82f2dc50848}{IPCC\+\_\+\+SCR\+\_\+\+CH1S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7fd909278321672b116ada642c103f5}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH1S}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3693974089f9cc560831441934e5d8e5}{IPCC\+\_\+\+SCR\+\_\+\+CH2\+S\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad011048c6b8261e74b5fb2e5b6da480d}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbeb3ad3f922bac54e1bead5bf78be95}{IPCC\+\_\+\+SCR\+\_\+\+CH2\+S\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89929b4d9562f6535796de2e96a03aa2}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9db91585b9bab90a51166a324f1c56e}{IPCC\+\_\+\+SCR\+\_\+\+CH2S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bfb4291a20325587d5f5bdcb499cc82}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH2S}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf50bee04838150821e6583bb2413dfdf}{IPCC\+\_\+\+SCR\+\_\+\+CH3\+S\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41d0c0cd41b72d971cf4b562a5560f4}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94ec68ad7c0622af4dd81e6cfdf082b3}{IPCC\+\_\+\+SCR\+\_\+\+CH3\+S\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3289d066c17131cbb8548f3c1ae90d54}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88bb738a121cac0e79029f41caaedbfd}{IPCC\+\_\+\+SCR\+\_\+\+CH3S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa080c18e79870062984012597f580ad}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH3S}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9432bfdbf8fccf660ba55906f501a165}{IPCC\+\_\+\+SCR\+\_\+\+CH4\+S\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae817c69a6223b451330cc59c0cc1ffe1}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafef8e619df9f283e86120abe3bb1e236}{IPCC\+\_\+\+SCR\+\_\+\+CH4\+S\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78ac7b2ce1547471bd1ed0837609a80}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga569011a4fa22f7bd758d9d4f4782fd53}{IPCC\+\_\+\+SCR\+\_\+\+CH4S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ce1c5138a2964502619e4d8c383e02}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH4S}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e8ad185d8a7a46f1eb1ec2a33b280e4}{IPCC\+\_\+\+SCR\+\_\+\+CH5\+S\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf91edccb4cf2264a53696ba3f43092e9}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93eb0e9226c2ed2df582d2e00f7c0d8a}{IPCC\+\_\+\+SCR\+\_\+\+CH5\+S\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3b0bcaa2bf0455ea3a6acab9fb7510}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5710da258f162f063f2a46481ed2e0f3}{IPCC\+\_\+\+SCR\+\_\+\+CH5S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea286964104394e5d7affdb5bdd5aa97}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH5S}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7ecbb31df8d05fe68dbd2f47e075ff}{IPCC\+\_\+\+SCR\+\_\+\+CH6\+S\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdb9833e014e80d5a5cb1550e4c526e}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136e653595b43adfbe6d6460462ddf5f}{IPCC\+\_\+\+SCR\+\_\+\+CH6\+S\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7db098e7130880b093fbd977d7c4bf56}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga992e47ca5cc4a64902eb96a89501b3f6}{IPCC\+\_\+\+SCR\+\_\+\+CH6S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1168b5695fcb15b3870525918c3d1850}{IPCC\+\_\+\+C1\+SCR\+\_\+\+CH6S}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6254907d1111b9ce41587f29732f7b3f}{IPCC\+\_\+\+SR\+\_\+\+CH1\+F\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea53ba4ac18e135249f54445e79af2ce}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1\+F\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22415bcedd4eaf70424942505e446c9}{IPCC\+\_\+\+SR\+\_\+\+CH1\+F\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7564472045fd29c618f05d1a025f79}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6867c245063f6990118b476658cef82c}{IPCC\+\_\+\+SR\+\_\+\+CH1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf59899b2e724c85e3b714420d32eb46d}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH1F}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbb7b009590c1274312ce8616a711267}{IPCC\+\_\+\+SR\+\_\+\+CH2\+F\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04c5821fd4da03ee62ab082e015d093}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2\+F\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a2df3578e4e501688248042c699c2a8}{IPCC\+\_\+\+SR\+\_\+\+CH2\+F\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3492f9518e20cb2c8e0a18b690c13240}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga875a5ba72e37fa563f302a672f2b133c}{IPCC\+\_\+\+SR\+\_\+\+CH2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6598d69a17c15b3e98d5b43e67d13a0}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH2F}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7c4a33e19968befa39bd24f2e6f30e}{IPCC\+\_\+\+SR\+\_\+\+CH3\+F\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d4f1cad15e068c37da07524306c55ed}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3\+F\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73aee78a6ef60dd6417fbaf96ba280b}{IPCC\+\_\+\+SR\+\_\+\+CH3\+F\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a6521b2e4413cf0514929672df2373}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4e1f8bfa6e68fd12a403810b3d05ea}{IPCC\+\_\+\+SR\+\_\+\+CH3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63f16e1c90f0b4c06a2e533598c188e3}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH3F}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c374b7b26b9720b9b248d2964f7e3e1}{IPCC\+\_\+\+SR\+\_\+\+CH4\+F\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce85699080be4fecc4d07eb009a92ef}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4\+F\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fede87f4c1d76fda9bab3a106849c62}{IPCC\+\_\+\+SR\+\_\+\+CH4\+F\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1350b6c0023cc24f1cf63752af873093}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c61b1a147fdc1d125c1bcd13551d7d6}{IPCC\+\_\+\+SR\+\_\+\+CH4F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1b4a16036b7659d140221bf6e516d2}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH4F}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277d81f9404df93e775c42eb4ce9fac0}{IPCC\+\_\+\+SR\+\_\+\+CH5\+F\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac32792be095d05d5d9c589acf3f3a54c}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5\+F\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65890cbfa28a3a0db964d11316a1b1a}{IPCC\+\_\+\+SR\+\_\+\+CH5\+F\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58293f72765e6fc56fdc2d92e0c160dc}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga071e0fe08b581cef61226c338d2ec4fa}{IPCC\+\_\+\+SR\+\_\+\+CH5F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0b5f0485b042232869cdaf82b8d145}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH5F}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fc3e192df23164beebee2758db54f6e}{IPCC\+\_\+\+SR\+\_\+\+CH6\+F\+\_\+\+Pos}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga889e162f3148c1980e266892d3ec2fe8}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6\+F\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad35d2134fac6dd02bd1e24fcbc851b3f}{IPCC\+\_\+\+SR\+\_\+\+CH6\+F\+\_\+\+Msk}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ff416d0489564d14ed8cfa69ff68c8}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed17d5c957f5d81c2ec7c907fc099d6e}{IPCC\+\_\+\+SR\+\_\+\+CH6F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0316497a6eda8b7269f2b6ea3072df}{IPCC\+\_\+\+C1\+TOC2\+SR\+\_\+\+CH6F}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afc044cd74a41d7ac3f362cec963ba3}{IPCC\+\_\+\+CHANNEL\+\_\+\+NUMBER}}~6U
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d1982414442435695ce911fc91b3c}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d1982414442435695ce911fc91b3c}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57519650f213ae6a72cf9983d64b8618}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57519650f213ae6a72cf9983d64b8618}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8174d249dcd092b42f36a09e5e04def1}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8174d249dcd092b42f36a09e5e04def1}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba26878a5ce95ea1889629b73f4c7ad5}{IWDG\+\_\+\+SR\+\_\+\+WVU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga501905060a7f7c4c8a7735b679eecee8}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga501905060a7f7c4c8a7735b679eecee8}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a609548fc74e1d2214de4413081e03d}{IWDG\+\_\+\+WINR\+\_\+\+WIN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0298ad2d1299a53b0ffa3f1f446ef076}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0298ad2d1299a53b0ffa3f1f446ef076}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac02b91573abfb88f0ffd00478f608422}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac02b91573abfb88f0ffd00478f608422}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga737f453797494c5e45401c3b0be310aa}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga737f453797494c5e45401c3b0be310aa}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec24fc9adae5d4f09c49520e5d8e18f2}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec24fc9adae5d4f09c49520e5d8e18f2}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabe9cb9a9a9189183160b6f37438b52}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabe9cb9a9a9189183160b6f37438b52}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51b9fed94bc5fdbc67446173e1b3676c}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51b9fed94bc5fdbc67446173e1b3676c}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b4e702f6496841d60bc7ada8d68d648}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b4e702f6496841d60bc7ada8d68d648}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa212cf015a764569f0434011a123d025}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05a229877e557798dfbabe7188d7a54}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05a229877e557798dfbabe7188d7a54}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd961fcddc40341a817a9ec85b7c80ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887eb26364a8693355024ca203323165}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b996a2be01fbeeaa868603c7bca6044}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b996a2be01fbeeaa868603c7bca6044}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga037c80fe1d7308cee68245715ef6cd9a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga998b25ffd43297001c2f20ebb04fbcc9}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga998b25ffd43297001c2f20ebb04fbcc9}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf511f21a8de5b0b66c862915eee8bf75}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74521b2e06cd16f46ea5987d82f9ff19}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74521b2e06cd16f46ea5987d82f9ff19}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga107a9396d63c892a8e614897c9d0b132}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6234f0ec3303d8ae28e736e7cd91c8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6234f0ec3303d8ae28e736e7cd91c8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e31e820e9968c30b108509598027fd2}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga379608004abc6fc9cab53b586e711458}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga379608004abc6fc9cab53b586e711458}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e0629a1c623acc595acbd4cf1393036}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26fa68d128f2280629c8b9aa1038d022}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80bb6b060ccabb7753bce2f61476ea57}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26fa68d128f2280629c8b9aa1038d022}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52ce8904c3deb2ee9f7c4ccf24338ffb}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80bb6b060ccabb7753bce2f61476ea57}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07e87708bb327ab41e6cff6bb43e43d8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac718e5c6fb75090420d1e3954bfc3d72}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07e87708bb327ab41e6cff6bb43e43d8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga316d929df7efccd0f815165d6b820064}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac718e5c6fb75090420d1e3954bfc3d72}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da2d2d53d17cae7254e119dfc7ffd6a}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2db1f62185d8f2baaa12824b0e88681}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da2d2d53d17cae7254e119dfc7ffd6a}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a015c9e7e6ee4a79a7569d6e0bb3019}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2db1f62185d8f2baaa12824b0e88681}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73451cb8ad62de1972a8e1bee934cf6}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d4acf2bdbddacd9685a8a06575d371e}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73451cb8ad62de1972a8e1bee934cf6}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06359bf275dd6005dc0cfb3d920925af}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d4acf2bdbddacd9685a8a06575d371e}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7d5e16a8a20e7ef4863617e5683f5cc}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7d5e16a8a20e7ef4863617e5683f5cc}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga803390303f6c30099e913aeed3ae9c70}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23a76eaa28fa24f4a26689f190f8b469}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga460fdf42d752a57ded9376a5eaf11b21}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23a76eaa28fa24f4a26689f190f8b469}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1bf488eda612a1dd204a392e17f806}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga460fdf42d752a57ded9376a5eaf11b21}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d221f0ab065f1443a68155f78dcf28a}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7550f3f4591ca50da28411a97c0667b}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d221f0ab065f1443a68155f78dcf28a}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9845170d2032c739fad0ac0424e8450}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7550f3f4591ca50da28411a97c0667b}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abfdc4679697704aea4fa88f820dea6}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2087b0e7c0179bdb67f34d09e1c08d99}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abfdc4679697704aea4fa88f820dea6}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8694bf0305d218711bc71bacb2a57e93}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2087b0e7c0179bdb67f34d09e1c08d99}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4ab29704e8ec54e913684c906db6a6b}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6f530e9606c1ee26e58abc0d27eb194}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4ab29704e8ec54e913684c906db6a6b}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856e2038041c0001135f541a3b6b3580}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6f530e9606c1ee26e58abc0d27eb194}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef4bf2d115602eddce9c0a770f216042}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a413069519289791260851d0b2506e}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef4bf2d115602eddce9c0a770f216042}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e4fb72fa4a59f5632559e415408ad74}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a413069519289791260851d0b2506e}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26cb19f994618b788cfe714b2d0b943}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02ea4af5b2020186942b2dfb3a89aff3}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26cb19f994618b788cfe714b2d0b943}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5eb20a15a2857f15dbd35cd9e75bdb8}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02ea4af5b2020186942b2dfb3a89aff3}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3822320533b7eacfad6de3c5dee7912}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ce6bacc08a962708be056bcc956bebb}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3822320533b7eacfad6de3c5dee7912}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c4ddb5790abbcad77806a244d9f601e}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ce6bacc08a962708be056bcc956bebb}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d88087979c6c61ee0ee53dc42077745}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe2b74e12d8b2740aa4b064f83752898}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d88087979c6c61ee0ee53dc42077745}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94c195dda56154f4f99ab8fc87a6f33f}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe2b74e12d8b2740aa4b064f83752898}{DBGMCU\+\_\+\+C2\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f1dbf1d6cabb0b46d68be6a28c2f14a}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6fbf7cdc7570d60422665a8b053f871}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f1dbf1d6cabb0b46d68be6a28c2f14a}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0e8fd3de4a817b09e0053665b10524}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6fbf7cdc7570d60422665a8b053f871}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga622772a2ab1642da8416dc376040b1d9}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf64db2a288064748262a7528bbdcab}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga622772a2ab1642da8416dc376040b1d9}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabaa1f4745480fd3a3190b420fdc2c52}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf64db2a288064748262a7528bbdcab}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289c810741f26ce305d88e13f85429eb}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3772d1dd985a4cd63eee39e8dd0ff929}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289c810741f26ce305d88e13f85429eb}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf3a2b3035bef8e13345bc9d551b5c5}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3772d1dd985a4cd63eee39e8dd0ff929}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dcb38e8e7c126bb314ff5a4e5811759}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c4da0f1e80d79cae413f29a1a2fe81}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dcb38e8e7c126bb314ff5a4e5811759}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22e2ab62415bd8b45bed6d0b9cb19a2e}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c4da0f1e80d79cae413f29a1a2fe81}{DBGMCU\+\_\+\+C2\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65c3848bb73c8fe97bb85ec7d3c5609}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e5b6fbc6bba37b2978143a95f1faadc}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65c3848bb73c8fe97bb85ec7d3c5609}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fc826c4aefc00b8107d8820b5601d2}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e5b6fbc6bba37b2978143a95f1faadc}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37c7f8b4c14d1ec717c35feb68d72bc}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3103a7fb371d0ecb0a6025a5e0daf5e8}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37c7f8b4c14d1ec717c35feb68d72bc}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1991071c4a4bb3985f5262d658d96e81}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3103a7fb371d0ecb0a6025a5e0daf5e8}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3d01a7292797ec2afde1f09fd91ba2f}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb567e3c17d2b7b4eea7ccb6e92bb53e}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3d01a7292797ec2afde1f09fd91ba2f}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dc908ffc5b880da8d4eccad693f69d7}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb567e3c17d2b7b4eea7ccb6e92bb53e}{DBGMCU\+\_\+\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf8e5a32154301cdab1020a3f62e4dd}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6e9d5134218f580cc1cf4f6e019aa88}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf8e5a32154301cdab1020a3f62e4dd}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3957f6f8ed47d5efe87afa24b6ad79a9}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6e9d5134218f580cc1cf4f6e019aa88}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc7ce4b33ded97a9fb8788f309beb0ab}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b7a6774fd89a5150efb2746f1d7de2e}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc7ce4b33ded97a9fb8788f309beb0ab}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa69eeac058823d52d52e7c924f756a78}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b7a6774fd89a5150efb2746f1d7de2e}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1706a646d2f6c78127b5dbf3dd235f34}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96c8f640c6dbcff5eb738ce3de84cdb}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1706a646d2f6c78127b5dbf3dd235f34}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f9df991c5a51a67cdd4c48860d0a400}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96c8f640c6dbcff5eb738ce3de84cdb}{DBGMCU\+\_\+\+C2\+APB2\+FZR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdca91d88f73215ab00bc9a84938584}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdca91d88f73215ab00bc9a84938584}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa68d9cdf8e673e01035272fa228ab239}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa68d9cdf8e673e01035272fa228ab239}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cae3644294078a1a12ac19f86ece98e}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cae3644294078a1a12ac19f86ece98e}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161776b682c51f69581800125bf89a48}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161776b682c51f69581800125bf89a48}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga517317561e18e823ac75a35ae05b2c29}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga517317561e18e823ac75a35ae05b2c29}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf464343e7584974eb24dd05fadeb3edc}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf464343e7584974eb24dd05fadeb3edc}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a631cdfa58f91c731b709e27ee6d0d}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a631cdfa58f91c731b709e27ee6d0d}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga944661589a5e77ab328c5df5569d967a}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga944661589a5e77ab328c5df5569d967a}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159a232ac14d50dc779712b5917e2ab5}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159a232ac14d50dc779712b5917e2ab5}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga493bce1bb3c1243de9e4a9069c261e54}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga493bce1bb3c1243de9e4a9069c261e54}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5a3877d7270c1ddf25da016cc40ed21}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5a3877d7270c1ddf25da016cc40ed21}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga820e5a3fe5cf4265bc144c8bd697d839}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga820e5a3fe5cf4265bc144c8bd697d839}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e01ac6a03a0903067f24c11540e2f0}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e01ac6a03a0903067f24c11540e2f0}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60d70395acf83574da7c53ca126bdd4d}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60d70395acf83574da7c53ca126bdd4d}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf56da9ea6f82692b87573a45abab7447}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf56da9ea6f82692b87573a45abab7447}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0849600336151b9eb3a0b405913bdd96}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0849600336151b9eb3a0b405913bdd96}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab672f9b97f3346360d6d740328a780f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab672f9b97f3346360d6d740328a780f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga556f8a9d183deacc7abfe7233e6f55df}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga556f8a9d183deacc7abfe7233e6f55df}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c885772c50b24cbef001463b4d6d618}{TIM\+\_\+\+CR2\+\_\+\+OIS5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306dee1554fc8797ff3ce61ccbfd8b2f}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306dee1554fc8797ff3ce61ccbfd8b2f}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf1e1eb07347f77426b72990438c934}{TIM\+\_\+\+CR2\+\_\+\+OIS6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae199132077792fb8efa01b87edd1c033}{TIM\+\_\+\+CR2\+\_\+\+MMS2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07efe60d8d7305b78085233ddaecb990}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0248e35956d0d22ac66dcd67aab317c5}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49670c71a446e5201994716b08b1527}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3503937610adbf78153c1fcfa4bcd6ea}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x10007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\+\_\+\+SMCR\+\_\+\+OCCS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x30007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6abf2e23327e612d1363e664bf1e1221}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+3}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccf33c88c2d65cf2bcf20dbf80f4ea60}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+4}}~(0x20000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga904f429175a5ab1cfb78af1487d8b187}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga904f429175a5ab1cfb78af1487d8b187}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada5b5864ba9fe393be0bcd168e3cf439}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada5b5864ba9fe393be0bcd168e3cf439}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga177019595c3a462255e7ea4a64cde2a6}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga177019595c3a462255e7ea4a64cde2a6}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca1de767246ce92802bca84ae436364}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca1de767246ce92802bca84ae436364}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5dcc06e124f3980a1d8a949787acc90}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5dcc06e124f3980a1d8a949787acc90}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3a26f9fd83be5be909cdbbf59fb138d}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3a26f9fd83be5be909cdbbf59fb138d}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98032297756f6e341f92fa243278e98}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98032297756f6e341f92fa243278e98}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f87983f6cb8450b975286079c19ff29}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f87983f6cb8450b975286079c19ff29}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa348f21e19ac18be00577cc2844941d6}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa348f21e19ac18be00577cc2844941d6}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68f1acf20b177e729494b03d389fc879}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68f1acf20b177e729494b03d389fc879}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5078f4d6a9f542a502194cd1499f90a3}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5078f4d6a9f542a502194cd1499f90a3}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga567e807487bdcf4d7db0c50c02154420}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga567e807487bdcf4d7db0c50c02154420}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e08651981fedc16b1ed9925c4f84373}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e08651981fedc16b1ed9925c4f84373}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1014527f96f63edc7dfa3b79297557}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1014527f96f63edc7dfa3b79297557}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga558df2cd4bfe780f9381149b4e0eab19}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga558df2cd4bfe780f9381149b4e0eab19}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c518804171ea0813d7dd5702adde4c}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c518804171ea0813d7dd5702adde4c}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef088105198e8850e542fc8e0fd362ae}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef088105198e8850e542fc8e0fd362ae}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f5a114b99523c3f6766951ab28026f9}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f5a114b99523c3f6766951ab28026f9}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa44f0ec2b4134ef80ce28d7a878772af}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa44f0ec2b4134ef80ce28d7a878772af}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc65e5e222f7625dda796d36e0c0d563}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc65e5e222f7625dda796d36e0c0d563}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38f9773dcf1820ffbf5223529b607c7b}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38f9773dcf1820ffbf5223529b607c7b}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0c136d9338baf71a64ff650b385645}{TIM\+\_\+\+SR\+\_\+\+B2\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0188211bdf0406c2712d92e7d644c3}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0188211bdf0406c2712d92e7d644c3}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga131fff23ae52a9ae98267f06f35b9abb}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga131fff23ae52a9ae98267f06f35b9abb}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa692368f903e95550c110a8cdbece996}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa692368f903e95550c110a8cdbece996}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7c1fa324513963663efc33746d2824}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7c1fa324513963663efc33746d2824}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c84655ac31844ff644f796ef638e06}{TIM\+\_\+\+SR\+\_\+\+SBIF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8534da998a3c083d65ffb2faae4e99fe}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8534da998a3c083d65ffb2faae4e99fe}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2167773377ba03c863cc49342c67789f}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga384924af9f6b51bc3009bfd1b1f698e0}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga384924af9f6b51bc3009bfd1b1f698e0}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd5b80d699afa003cb407a74dc0593}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd5b80d699afa003cb407a74dc0593}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee06d20dfa5d132d221a28193dedd211}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee06d20dfa5d132d221a28193dedd211}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49003c85e8c92b159faee96d1c6a8cea}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49003c85e8c92b159faee96d1c6a8cea}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8006ffc22a9a37d21364e8023d7eb145}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8006ffc22a9a37d21364e8023d7eb145}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49b4e300af06da863900ba29d894eb26}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49b4e300af06da863900ba29d894eb26}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad68094deb44a74ef649c243ec840b9a2}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad68094deb44a74ef649c243ec840b9a2}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga068531a673c44015bef074e6c926ce77}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga068531a673c44015bef074e6c926ce77}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd90bade3c3486602bcad1cfc58d5ed}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd90bade3c3486602bcad1cfc58d5ed}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\+\_\+\+EGR\+\_\+\+B2G}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7240668687c24e88a8738b3a84be511}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7240668687c24e88a8738b3a84be511}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819513a7183766b4427cddfb08413eb7}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819513a7183766b4427cddfb08413eb7}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afde805ac7d80768b0e8a94133cc108}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e30d09989e2a51517b5962e63baf1dd}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e30d09989e2a51517b5962e63baf1dd}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fada082e0cea460d9722f5dca1fe1a8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fada082e0cea460d9722f5dca1fe1a8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa715c5b88b33870f6f8763f6df5dab4e}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03695b16c15f57bd329b050603e11ff6}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03695b16c15f57bd329b050603e11ff6}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69ec4d183286e02653876ead0a835a09}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69ec4d183286e02653876ead0a835a09}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1271844d8091a2494487cd082a585ca}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1271844d8091a2494487cd082a585ca}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae00088921276b0185b802397e30e45f6}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32822f2cd21a18c96f7e29c0b49c9521}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32822f2cd21a18c96f7e29c0b49c9521}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1bfc494938e6bc6cecf58fe5200956a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8797e16e9a271f511855e2d78cf32e2}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8797e16e9a271f511855e2d78cf32e2}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\+\_\+\+CCMR3\+\_\+\+OC5M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba30d9baa5e308b080bc7c0bc20b388}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc049a5a0b8a82af4416e64229e5a478}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78cb1c998cc7cf37399aa471e338ab0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33a60e86a6796eafd5562dec9814263}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33a60e86a6796eafd5562dec9814263}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9317192d013659f6d1708faeeda26922}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga278195e7652134e746fbaddc08b82ff9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga278195e7652134e746fbaddc08b82ff9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0edb08af3da878d46153477508fbbbf8}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadad2b24b8d25496f8a06717b73a73c29}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadad2b24b8d25496f8a06717b73a73c29}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga421f1263c2900e4c952424d5cb062476}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41403a6becee1f75d12757fb922559cb}{TIM\+\_\+\+CCMR3\+\_\+\+OC6M}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga918d4cefba958f09580585eb55e0c253}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7faa4f85b1118969ec7f596ed986cb56}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0202c101a1709dbf736a349995e7d1}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0998bdd67b7778deb48cc0d063ba574d}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0998bdd67b7778deb48cc0d063ba574d}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da61acdf3f1662c2a522820260f0ca1}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da61acdf3f1662c2a522820260f0ca1}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c77329fadbcb3c84bde50fca4531fb}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c77329fadbcb3c84bde50fca4531fb}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac27744605da2a44ce88bcd692a6dd639}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac27744605da2a44ce88bcd692a6dd639}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17cab7ddc6363d68c881d424dc2f95b3}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17cab7ddc6363d68c881d424dc2f95b3}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a7e6fef34c0f02a97140620a2429b84}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a7e6fef34c0f02a97140620a2429b84}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6eed48ffae9d0a886c124b2993b8a9f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6eed48ffae9d0a886c124b2993b8a9f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaee67670829d7a6333cae4b5eada7899}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaee67670829d7a6333cae4b5eada7899}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab92731a4de3cb45962bfc34f3986a3bb}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab92731a4de3cb45962bfc34f3986a3bb}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc4768173a56472e6f19ca49bb229e6a}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc4768173a56472e6f19ca49bb229e6a}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e4f1890df26547229ce711eed7a30c3}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e4f1890df26547229ce711eed7a30c3}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b16bb9029a386a09ca24796a74f7fa8}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b16bb9029a386a09ca24796a74f7fa8}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga451b690ca839a363b6b911bcacafffb4}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga451b690ca839a363b6b911bcacafffb4}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb96234a35d5c12b13cc5b84a95145fc}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb96234a35d5c12b13cc5b84a95145fc}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0ee3a244dfa78f27f9e248f142defd0}{TIM\+\_\+\+CCER\+\_\+\+CC5E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136a467d3f0e5bb516adaee089516802}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136a467d3f0e5bb516adaee089516802}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{TIM\+\_\+\+CCER\+\_\+\+CC5P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d24bc5620b196c6255c2209a29164a5}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d24bc5620b196c6255c2209a29164a5}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325a9db5038e4031b332099f9a0c990d}{TIM\+\_\+\+CCER\+\_\+\+CC6E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e4e03148897b4f8d664b77cb11f3a66}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e4e03148897b4f8d664b77cb11f3a66}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\+\_\+\+CCER\+\_\+\+CC6P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf110ca46cc8cf7b55f63cafa563073b2}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf110ca46cc8cf7b55f63cafa563073b2}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0736a57db06ead26456234444a8a74ba}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0736a57db06ead26456234444a8a74ba}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac11163ae1ef14d3e7a1f047c40a501f4}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac11163ae1ef14d3e7a1f047c40a501f4}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab062a3ee5ed93cef0fd1de937719fe5c}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab062a3ee5ed93cef0fd1de937719fe5c}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815f704b96c35f8f2b4a9160913e36f6}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815f704b96c35f8f2b4a9160913e36f6}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69a2438c905cf2e7f0c15b06090be697}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69a2438c905cf2e7f0c15b06090be697}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga812691bb8cabc5eef6093926c6afb0fa}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga812691bb8cabc5eef6093926c6afb0fa}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga913b286e9b9adc82f44b5792aed666cb}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga913b286e9b9adc82f44b5792aed666cb}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\+\_\+\+CCR5\+\_\+\+CCR5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5c3fcf05bbe2b2c3d92af39f0e2615}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5c3fcf05bbe2b2c3d92af39f0e2615}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dccb0aa764e1d8a39876ab07e09a74d}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dccb0aa764e1d8a39876ab07e09a74d}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b51c31aab6f353303cffb10593a027}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d34a39b754ea3f0ffb75030a0b66d8}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d34a39b754ea3f0ffb75030a0b66d8}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe6722765cf52f67b80cd3f59f1494f}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe6722765cf52f67b80cd3f59f1494f}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac811f82d51257abd39a3ade0b7e2d990}{TIM\+\_\+\+CCR6\+\_\+\+CCR6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508a8d8aea6def7bd3dd689ff5f47312}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508a8d8aea6def7bd3dd689ff5f47312}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5738bf6a27c598bc93b37db41f1a21c1}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5738bf6a27c598bc93b37db41f1a21c1}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27bff46bd1b077d0a152e4600397f98d}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27bff46bd1b077d0a152e4600397f98d}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42525a0a24fac15595720c1ef01d57a}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42525a0a24fac15595720c1ef01d57a}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1874eb52559400db69885a6dee768c4}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1874eb52559400db69885a6dee768c4}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a276db9f8f1830064dd5905a73df612}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a276db9f8f1830064dd5905a73df612}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\+\_\+\+BDTR\+\_\+\+BKF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb338853d60dffd23d45fc67b6649705}{TIM\+\_\+\+BDTR\+\_\+\+BK2F}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecfb172630ebfd6dc86f7634ea8826ff}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecfb172630ebfd6dc86f7634ea8826ff}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\+\_\+\+BDTR\+\_\+\+BK2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd1378c80f27716d7322e296bf4c90e}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd1378c80f27716d7322e296bf4c90e}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\+\_\+\+BDTR\+\_\+\+BK2P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab718d04f3fadaba7c5caf79ca015bbc7}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab718d04f3fadaba7c5caf79ca015bbc7}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4229c7b08dd96ff74beea9ce130e5d}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4229c7b08dd96ff74beea9ce130e5d}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac75725cd45f69c38741ed6954f160e0}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac75725cd45f69c38741ed6954f160e0}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\+\_\+\+BDTR\+\_\+\+BKBID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f021f54538b6e82345ad6c473a45132}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f021f54538b6e82345ad6c473a45132}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga404a796ef83390218d4aed467f779ca0}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga404a796ef83390218d4aed467f779ca0}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad87257dfcedb255280386629e5dbf7ba}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70221eba6c6144d31296bbf19babcf13}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad87257dfcedb255280386629e5dbf7ba}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d7f7f115772ce0fd4f90662c3a9570}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70221eba6c6144d31296bbf19babcf13}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac17b92b42b255c92a9d082d421e7a7b3}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad87257dfcedb255280386629e5dbf7ba}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641546126246186fd9010d1853bc9610}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad87257dfcedb255280386629e5dbf7ba}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc84c9b0f4267013069671868a3aa789}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd117ef11ab350d17d484c834bcfccd6}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc84c9b0f4267013069671868a3aa789}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga001fc39f08ec583f846e9d2c43ccad24}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd117ef11ab350d17d484c834bcfccd6}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf008c42c6af36ed66bed648e2a961ec}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5db3d61483676ee0ae0834ae3e3d429}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf008c42c6af36ed66bed648e2a961ec}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfeaa3e1e6c9e058134ea3f83dc2c71}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5db3d61483676ee0ae0834ae3e3d429}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7588d98b96a166d39ea3af92e1946719}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf008c42c6af36ed66bed648e2a961ec}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4192bd67852ce52f4019a9d73078a9d3}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf008c42c6af36ed66bed648e2a961ec}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ebd08713d61ddc677b6396071135f8}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd06858ad22619a2c800046af42f914}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ebd08713d61ddc677b6396071135f8}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6f7b28b776edc9beac571f9b8f6ebe}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd06858ad22619a2c800046af42f914}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49f8319b15cd1fd6119f553f37055fd}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337d5748f0372b4ad8d1f661cf8b7f96}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49f8319b15cd1fd6119f553f37055fd}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f58a3982e5eb51ad70981e7cd943e02}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337d5748f0372b4ad8d1f661cf8b7f96}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49f8319b15cd1fd6119f553f37055fd}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49f8319b15cd1fd6119f553f37055fd}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11a895e99e7c6690089b3316c37a3db5}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15dbd578e33acb78fb423bb3561782dd}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11a895e99e7c6690089b3316c37a3db5}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga657be07a1106b5a2efbe304a13675542}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15dbd578e33acb78fb423bb3561782dd}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19153e63351a1f8c36766d6f8e6b802c}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11a895e99e7c6690089b3316c37a3db5}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d8646efede31a45aaf957a1f1619e2}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11a895e99e7c6690089b3316c37a3db5}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7771eb1579de4b3d50b15c54982780fb}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7771eb1579de4b3d50b15c54982780fb}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf57bc819e4bbae6a1a797ee450ca47b}{TIM1\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b18cf7e72e593b16bc59b0047d15c1f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b18cf7e72e593b16bc59b0047d15c1f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6399c9c24e9b6e1ff6cabd1592143668}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660886139284457742fc193140e0d554}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660886139284457742fc193140e0d554}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f736982f07370994aef89395917cea8}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d430dca75f094a5c1e84d74c331eb0e}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d430dca75f094a5c1e84d74c331eb0e}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a36ab915b60400a91c98ee58954b58}{TIM1\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38ecfc2021a9fffcc951b6b9314e1e43}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38ecfc2021a9fffcc951b6b9314e1e43}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga075fca200013e9d58737dab7e829fdbf}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fc5c612dd51b522bac03e047f9eb719}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fc5c612dd51b522bac03e047f9eb719}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa4b524885c20bf3e4c796383e2c917}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga891aa4abfb026ec12d7e78366c57861c}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b00c39efe4c62ef0c7391da38f4d93e}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d289a44425abb75ed0a9ae187c346b8}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a5e3914df61c444e837ce4e89100fe7}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d289a44425abb75ed0a9ae187c346b8}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a0b8ac2f992bbf5c64115e5b819dc1d}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL}}~(0x00003\+C000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa7a4ed17a8432d8c81e31e32dd87e20}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x000004000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a1413b9834ebc2b96c8eb27b74b0fdc}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x000008000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38cf3fbfe20afba58f315ace95c88016}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x000010000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66c32824ee8a50777728ef23acfebe77}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x000020000)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7b40fbbe3ec4ab8621f14774236167e}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c0e918da26fe0c7aa8aea295a77092}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7b40fbbe3ec4ab8621f14774236167e}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a7ebe720622e8bd73d07251a0ea1cac}{TIM16\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c0e918da26fe0c7aa8aea295a77092}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cfeb81457bccb212c47fe31114bd12}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cfeb81457bccb212c47fe31114bd12}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeae07798c0803560f9bb68cd46b8b17c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9dcd4c1e4462b1fe3a76eeb5aa9417f}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9dcd4c1e4462b1fe3a76eeb5aa9417f}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de48fc94220b3ecaf90c69cee0355ec}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf24d405b0fe56f4b0bc43c37d74da8e3}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf24d405b0fe56f4b0bc43c37d74da8e3}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee78e932866db35d04019420de0273a2}{TIM16\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60732ae400d1a919cb4d6b6b526f5b63}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60732ae400d1a919cb4d6b6b526f5b63}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d904cf5739614727b5f60d78a0966c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e707298e6d24f0a3de20487c292a96}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8659dd635e05e0664889cc772f1c8aef}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e707298e6d24f0a3de20487c292a96}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fd3d5a610e06136b06167fa6185dc98}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8659dd635e05e0664889cc772f1c8aef}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02bd0d676d4da812166cce6595f8e907}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02bd0d676d4da812166cce6595f8e907}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ac90616ab18fd3679402206b6f1ea}{TIM17\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab62d98e27ecd66130faaa68aeb71ab7c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga504d4a2b93d1a7a963a32086a21a03c6}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab62d98e27ecd66130faaa68aeb71ab7c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae26f3e134672eee78e618564e38366c3}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga504d4a2b93d1a7a963a32086a21a03c6}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a5996bd5cec03dd1589d3a43798de64}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8449ff183ec8e71f90ff6b24055a5126}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a5996bd5cec03dd1589d3a43798de64}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga883878f49409332d61314eb1f593082c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8449ff183ec8e71f90ff6b24055a5126}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab183f79f3f024c4ae2923883b0e409aa}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab183f79f3f024c4ae2923883b0e409aa}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2db62edd7a2a4203adb6c3994d8121b}{TIM17\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50e4c8221fcdfeb5fb0f4ba769eb7508}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a347521592ad9753ed4c88385700629}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50e4c8221fcdfeb5fb0f4ba769eb7508}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ccdf804a34961897bdfd2acf9cb62d0}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a347521592ad9753ed4c88385700629}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e0d0eebf221b5488dcef91e5b5031e7}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabecd98ba7c5a3f97285667dda226ad34}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e0d0eebf221b5488dcef91e5b5031e7}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab47fd56b52dd9df06c5baaa001b558dc}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabecd98ba7c5a3f97285667dda226ad34}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76a23192b3501ffbc01e74fafc02f48}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76a23192b3501ffbc01e74fafc02f48}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17600cf5d71dd85e964f69fd1242f4fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef9c10da74c071debc337fd2d4e93b7}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef9c10da74c071debc337fd2d4e93b7}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab34af298b16e0ee8725bb15117fcde16}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa46d9ca5171473840c8c357e9b44d73f}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa46d9ca5171473840c8c357e9b44d73f}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd3db5b472095c6cb069628f0906d89e}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b8c5768e427cdcd09aa3ea63d92755}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b8c5768e427cdcd09aa3ea63d92755}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d7b34a4506a128eea0c4a6e1adb76fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f01b7c0ee82925ab1e1581e00fb148}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f01b7c0ee82925ab1e1581e00fb148}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c63826c16a444589bde2347eb50d91}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9d89dfafde3d75be95073f5469dda28}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9d89dfafde3d75be95073f5469dda28}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6612065423ecb49ccbadd6df73f4f543}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gab68397acb7d914ac456f6b25739179ab}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga16d49722b548128b5f3152678a46a943}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group__Exported__macros_gab68397acb7d914ac456f6b25739179ab}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaf448c15a967ef00ad05668b0accf633a}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__Exported__macros_gab68397acb7d914ac456f6b25739179ab}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gae87fdf5548d7d17e28265ac5d10b28e5}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA1}}~\mbox{\hyperlink{group__Exported__macros_gaf448c15a967ef00ad05668b0accf633a}{RSSLIB\+\_\+\+HDP\+\_\+\+AREA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga6d84f5b2648217f709466d4a1e384423}{RSSLIB\+\_\+\+PFUNC}}~((\mbox{\hyperlink{structRSSLIB__pFunc__TypeDef}{RSSLIB\+\_\+p\+Func\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group__Peripheral__memory__map_ga148a5fd1bea09c76ca35bc65fd878daf}{RSSLIB\+\_\+\+PFUNC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga435a3a89417f788d4d23f161c01bda5f}{ADC\+\_\+\+COMMON}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gabd5745e7dd25c4e6f7b964f0d1cfc965}{IS\+\_\+\+AES\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}{AES}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaefa161742156617f25fb34aec6354427}{IS\+\_\+\+COMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaa7c8a0729f6b2a35ce000556078fa737}{IS\+\_\+\+COMP\+\_\+\+COMMON\+\_\+\+INSTANCE}}(COMMON\+\_\+\+INSTANCE)~((COMMON\+\_\+\+INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga94426b97cc5f1644d67f291cbcdba6d8}{IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga9d2e0c4bb80b983730a3a5d98d56f535}{IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}}(INSTANCE)~\mbox{\hyperlink{group__Exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaa84537785f7bf8425db6e392187ea2e6}{IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}}(INSTANCE)~\mbox{\hyperlink{group__Exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gadf692bda16bac3264bccff7f59ddaab9}{IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)~\mbox{\hyperlink{group__Exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaf492fcfe71eab8d1dadf4d837b840af6}{IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~\mbox{\hyperlink{group__Exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga31581c5f7ee3dcf08aa821c93cc217f8}{IS\+\_\+\+IPCC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga3cf4a942a0f57a11ab00e32fa4056a86}{IPCC}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga9f35d12aecce4cfae1be4b0cbf22f562}{IS\+\_\+\+HSEM\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaa1c060147d6dc9aafe767c56094644e5}{HSEM\+\_\+\+CPU1\+\_\+\+COREID}}~(0x00000004U) /\texorpdfstring{$\ast$}{*} Semaphore Core ID \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gae77db22b9d3d2a3dc80fe27a019ee3e1}{HSEM\+\_\+\+CPU2\+\_\+\+COREID}}~(0x00000008U) /\texorpdfstring{$\ast$}{*} Semaphore Core ID \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga8a4d35b6db27a04f29290cdf78fd2ff9}{HSEM\+\_\+\+SEMID\+\_\+\+MIN}}~(0U)       /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} ID Min\texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga02b1236b9941da615d30c8d313ccb89c}{HSEM\+\_\+\+SEMID\+\_\+\+MAX}}~(15U)      /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} ID Max \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga57283acf2eb8f2b624234f55a46df4a9}{HSEM\+\_\+\+PROCESSID\+\_\+\+MIN}}~(0U)       /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} Process ID Min \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0fe932da5e5c69dd762ae65380fadcbf}{HSEM\+\_\+\+PROCESSID\+\_\+\+MAX}}~(255U)     /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} Process ID Max \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0b6867ee0f473774419edfd6caeb4fe3}{HSEM\+\_\+\+CLEAR\+\_\+\+KEY\+\_\+\+MIN}}~(0U)       /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} clear Key Min value \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga9fbe31f7c20be9c9cd5b29dd16b4d93a}{HSEM\+\_\+\+CLEAR\+\_\+\+KEY\+\_\+\+MAX}}~(0x\+FFFFU)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} clear Key Max value \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0ee429500a95b7dae236916993c07c5a}{IS\+\_\+\+PKA\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga1a9e163bcec0f01c07cc900db2a85642}{PKA}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga7369db258c1b8931b427262d0673751f}{IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaae7d6377f66e0c6d31f707af846974f6}{IS\+\_\+\+TAMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}{TAMP}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaafc8ba26f2b93f1c540afb4366c9e563}{IS\+\_\+\+SUBGHZ\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga0b2c09e52de41b2ddeec0e1d7830ce70}{SUBGHZSPI}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gab8f22c773eb2a453ee0deb9ac7809786}{IS\+\_\+\+SUBGHZ\+\_\+\+MODULATION\+\_\+\+SUPPORTED}}(COMMAND,  PACKET\+\_\+\+TYPE)~(1U == 1U)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gac2a8aaec233e19987232455643a04d6f}{IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\+\_\+\+LPTIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gab1ff4023b7203725591b34e0cfa00f19}{IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga792dfa11e701c0e2dad3ed9e6b32fdff}{IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga41866b98e60d00f42889a97271d2fefa}{IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gab776355fbf66b74870bf2f5c0abd35ac}{IS\+\_\+\+TIM\+\_\+\+TISEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga6517a51ea79512a42bc53c718a77f18e}{IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gacb14170c4996e004849647d8cb626402}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga68305c0173caf4e109020403624d252f}{IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(INSTANCE)~(((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}))
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{IS\+\_\+\+UART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga4130cef42f8cada5a91c38b85f76939e}{IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga7d2763df993c77cfa6e249ec7bc80482}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga6303097822ab1977cc83f05319a10f1e}{IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga98f122ffe4d77f03a13f682301e2d596}{IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gad8d8a7aadc02ce444005b06704625bd8}{IS\+\_\+\+UART\+\_\+\+SPI\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga475c1cee6992ab9325a52bca1b34c496}{IS\+\_\+\+UART\+\_\+\+FIFO\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group__Exported__macros_gabe1d97ef8a001d77efa0d7633e7a42de}{IS\+\_\+\+LPUART\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group__Exported__macros_gaae21da09a7b16b6a39408376e69e81f5}{RSSLIB\+\_\+\+S\+\_\+\+Close\+Exit\+HDP\+\_\+t}}) (uint32\+\_\+t hdp\+\_\+area, uint32\+\_\+t jump\+\_\+addr)
\begin{DoxyCompactList}\small\item\em Prototype of RSSLIB Close and exit HDP Function @detail This function close the requested hdp area passed in input parameter and jump to the reset handler present within the Vector table. The function does not return on successful execution. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\+\_\+\+PVM\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1}{TAMP\+\_\+\+STAMP\+\_\+\+LSECSS\+\_\+\+SSRU\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd}{DAC\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e}{C2\+SEV\+\_\+\+PWR\+\_\+\+C2\+H\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616}{COMP\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{LPTIM2\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740}{LPTIM3\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2}{SUBGHZSPI\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d}{IPCC\+\_\+\+C1\+\_\+\+RX\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da}{IPCC\+\_\+\+C1\+\_\+\+TX\+\_\+\+IRQn}} = 46
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0}{HSEM\+\_\+\+IRQn}} = 47
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01}{SUBGHZ\+\_\+\+Radio\+\_\+\+IRQn}} = 50
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92}{AES\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d}{PKA\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 54
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 58
, \newline
\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\+\_\+\+Channel6\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{DMA2\+\_\+\+Channel7\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb}{DMAMUX1\+\_\+\+OVR\+\_\+\+IRQn}} = 61
 \}
\begin{DoxyCompactList}\small\item\em stm32wl55xx Interrupt Number Definition, according to the selected device in \doxylink{group__Library__configuration__section}{Library\+\_\+configuration\+\_\+section} \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for stm32wl55xx devices. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
This file contains\+:selected
\begin{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripheral\textquotesingle{}s registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2020-\/2021 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

