
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v
# synth_design -part xc7z020clg484-3 -top fpu -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fpu -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 102253 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 253663 ; free virtual = 314514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpu' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:593]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:37]
INFO: [Synth 8-6157] synthesizing module 'fpu_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1527]
INFO: [Synth 8-6155] done synthesizing module 'fpu_sub' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1527]
INFO: [Synth 8-6157] synthesizing module 'fpu_mul' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1162]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1338]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1162]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:168]
	Parameter preset bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:168]
INFO: [Synth 8-6157] synthesizing module 'fpu_round' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1435]
INFO: [Synth 8-6155] done synthesizing module 'fpu_round' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1435]
INFO: [Synth 8-6157] synthesizing module 'fpu_exceptions' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:882]
WARNING: [Synth 8-6014] Unused sequential element input_et_zero_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:980]
WARNING: [Synth 8-6014] Unused sequential element round_nearest_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1012]
INFO: [Synth 8-6155] done synthesizing module 'fpu_exceptions' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:882]
INFO: [Synth 8-6155] done synthesizing module 'fpu' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:593]
WARNING: [Synth 8-3331] design fpu_round has unconnected port enable
WARNING: [Synth 8-3331] design fpu_add has unconnected port opb[63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.297 ; gain = 79.660 ; free physical = 253507 ; free virtual = 314359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.297 ; gain = 79.660 ; free physical = 253500 ; free virtual = 314352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.293 ; gain = 87.656 ; free physical = 253499 ; free virtual = 314351
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-327] inferring latch for variable 'product_shift_reg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1339]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.332 ; gain = 134.695 ; free physical = 254313 ; free virtual = 315163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 2     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              108 Bit    Registers := 1     
	              106 Bit    Registers := 7     
	               64 Bit    Registers := 8     
	               63 Bit    Registers := 4     
	               56 Bit    Registers := 12    
	               55 Bit    Registers := 6     
	               54 Bit    Registers := 6     
	               53 Bit    Registers := 3     
	               52 Bit    Registers := 16    
	               17 Bit    Registers := 4     
	               12 Bit    Registers := 26    
	               11 Bit    Registers := 16    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 115   
+---Muxes : 
	   2 Input    106 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     63 Bit        Muxes := 8     
	   3 Input     63 Bit        Muxes := 1     
	   3 Input     56 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 8     
	   2 Input     55 Bit        Muxes := 3     
	   4 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 5     
	   4 Input     54 Bit        Muxes := 2     
	   3 Input     53 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 7     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	  56 Input      6 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	  53 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	  55 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   4 Input     56 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 6     
	               52 Bit    Registers := 4     
	               11 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     56 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fpu_sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     55 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 6     
	               52 Bit    Registers := 4     
	               11 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 3     
	   4 Input     55 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	  56 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fpu_mul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              106 Bit    Registers := 7     
	               53 Bit    Registers := 3     
	               52 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    106 Bit        Muxes := 3     
	  55 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  55 Input      1 Bit        Muxes := 1     
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     54 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              108 Bit    Registers := 1     
	               54 Bit    Registers := 6     
	               52 Bit    Registers := 7     
	               12 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 5     
	   4 Input     54 Bit        Muxes := 2     
	   3 Input     53 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  53 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fpu_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
Module fpu_exceptions 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 4     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 8     
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'mul_b_reg[52:0]' into 'mul_b_reg[52:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1250]
INFO: [Synth 8-4471] merging register 'mul_b_reg[52:0]' into 'mul_b_reg[52:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1250]
INFO: [Synth 8-4471] merging register 'mul_a_reg[52:0]' into 'mul_a_reg[52:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1249]
INFO: [Synth 8-4471] merging register 'mul_a_reg[52:0]' into 'mul_a_reg[52:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1249]
INFO: [Synth 8-4471] merging register 'mul_a_reg[52:0]' into 'mul_a_reg[52:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v:1249]
DSP Report: Generating DSP product_a_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP product_a_reg.
DSP Report: register mul_b_reg is absorbed into DSP product_a_reg.
DSP Report: register A is absorbed into DSP product_a_reg.
DSP Report: register mul_a_reg is absorbed into DSP product_a_reg.
DSP Report: register product_a_reg is absorbed into DSP product_a_reg.
DSP Report: operator product_a0 is absorbed into DSP product_a_reg.
DSP Report: Generating DSP sum_0_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP sum_0_reg.
DSP Report: register A is absorbed into DSP sum_0_reg.
DSP Report: register mul_a_reg is absorbed into DSP sum_0_reg.
DSP Report: register sum_0_reg is absorbed into DSP sum_0_reg.
DSP Report: register product_b_reg is absorbed into DSP sum_0_reg.
DSP Report: operator sum_00 is absorbed into DSP sum_0_reg.
DSP Report: operator product_b0 is absorbed into DSP sum_0_reg.
DSP Report: Generating DSP sum_1_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP sum_1_reg.
DSP Report: register B is absorbed into DSP sum_1_reg.
DSP Report: register B is absorbed into DSP sum_1_reg.
DSP Report: register mul_b_reg is absorbed into DSP sum_1_reg.
DSP Report: register sum_1_reg is absorbed into DSP sum_1_reg.
DSP Report: register product_e_reg is absorbed into DSP sum_1_reg.
DSP Report: operator sum_10 is absorbed into DSP sum_1_reg.
DSP Report: operator product_e0 is absorbed into DSP sum_1_reg.
DSP Report: Generating DSP sum_2_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP sum_2_reg.
DSP Report: register B is absorbed into DSP sum_2_reg.
DSP Report: register A is absorbed into DSP sum_2_reg.
DSP Report: register mul_a_reg is absorbed into DSP sum_2_reg.
DSP Report: register sum_2_reg is absorbed into DSP sum_2_reg.
DSP Report: register product_c_reg is absorbed into DSP sum_2_reg.
DSP Report: operator sum_20 is absorbed into DSP sum_2_reg.
DSP Report: operator product_c0 is absorbed into DSP sum_2_reg.
DSP Report: Generating DSP sum_3_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP sum_3_reg.
DSP Report: register mul_b_reg is absorbed into DSP sum_3_reg.
DSP Report: register B is absorbed into DSP sum_3_reg.
DSP Report: register B is absorbed into DSP sum_3_reg.
DSP Report: register sum_3_reg is absorbed into DSP sum_3_reg.
DSP Report: register product_h_reg is absorbed into DSP sum_3_reg.
DSP Report: operator sum_30 is absorbed into DSP sum_3_reg.
DSP Report: operator product_h0 is absorbed into DSP sum_3_reg.
DSP Report: Generating DSP sum_4_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP sum_4_reg.
DSP Report: register B is absorbed into DSP sum_4_reg.
DSP Report: register B is absorbed into DSP sum_4_reg.
DSP Report: register sum_4_reg is absorbed into DSP sum_4_reg.
DSP Report: register product_f_reg is absorbed into DSP sum_4_reg.
DSP Report: operator sum_40 is absorbed into DSP sum_4_reg.
DSP Report: operator product_f0 is absorbed into DSP sum_4_reg.
DSP Report: Generating DSP sum_6_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register B is absorbed into DSP sum_6_reg.
DSP Report: register C is absorbed into DSP sum_6_reg.
DSP Report: register B is absorbed into DSP sum_6_reg.
DSP Report: register B is absorbed into DSP sum_6_reg.
DSP Report: register sum_6_reg is absorbed into DSP sum_6_reg.
DSP Report: register product_i_reg is absorbed into DSP sum_6_reg.
DSP Report: operator sum_60 is absorbed into DSP sum_6_reg.
DSP Report: operator product_i0 is absorbed into DSP sum_6_reg.
DSP Report: Generating DSP sum_7_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP sum_7_reg.
DSP Report: register B is absorbed into DSP sum_7_reg.
DSP Report: register A is absorbed into DSP sum_7_reg.
DSP Report: register A is absorbed into DSP sum_7_reg.
DSP Report: register sum_7_reg is absorbed into DSP sum_7_reg.
DSP Report: register product_g_reg is absorbed into DSP sum_7_reg.
DSP Report: operator sum_70 is absorbed into DSP sum_7_reg.
DSP Report: operator product_g0 is absorbed into DSP sum_7_reg.
DSP Report: Generating DSP sum_8_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP sum_8_reg.
DSP Report: register A is absorbed into DSP sum_8_reg.
DSP Report: register B is absorbed into DSP sum_8_reg.
DSP Report: register B is absorbed into DSP sum_8_reg.
DSP Report: register sum_8_reg is absorbed into DSP sum_8_reg.
DSP Report: register product_j_reg is absorbed into DSP sum_8_reg.
DSP Report: operator sum_80 is absorbed into DSP sum_8_reg.
DSP Report: operator product_j0 is absorbed into DSP sum_8_reg.
WARNING: [Synth 8-3331] design fpu_round has unconnected port enable
WARNING: [Synth 8-3331] design fpu_add has unconnected port opb[63]
INFO: [Synth 8-3886] merging instance 'u3/mantissa_b_reg[51]' (FDRE) to 'u3/B[0]__0'
INFO: [Synth 8-3886] merging instance 'u3/B[1]' (FDRE) to 'u3/b_is_norm_reg'
INFO: [Synth 8-3886] merging instance 'u2/subtrahend_reg[0]' (FDRE) to 'u2/minuend_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2/subtrahend_reg[1]' (FDRE) to 'u2/minuend_reg[0]'
INFO: [Synth 8-3886] merging instance 'u3/A[52]' (FDRE) to 'u3/a_is_norm_reg'
INFO: [Synth 8-3886] merging instance 'u1/small_add_reg[0]' (FDRE) to 'u1/large_add_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1/small_add_reg[1]' (FDRE) to 'u1/large_add_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1/small_add_reg[55]' (FDRE) to 'u1/large_add_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2/minuend_reg[0]' (FDRE) to 'u2/minuend_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\minuend_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\diff_2_reg[55] )
INFO: [Synth 8-3886] merging instance 'u1/large_add_reg[0]' (FDRE) to 'u1/large_add_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/large_add_reg[1]' (FDRE) to 'u1/large_add_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\large_add_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\diff_shift_2_reg[6] )
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_a_reg[10]' (FDRE) to 'u4/expon_shift_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_a_reg[11]' (FDRE) to 'u4/expon_shift_a_reg[9]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_a_reg[9]' (FDRE) to 'u4/expon_shift_a_reg[8]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_a_reg[8]' (FDRE) to 'u4/expon_shift_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_a_reg[7]' (FDRE) to 'u4/expon_shift_a_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\expon_shift_a_reg[6] )
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[0]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[1]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[2]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[3]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[4]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[5]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[6]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[7]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[8]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[9]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[10]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[11]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[12]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[13]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[14]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[15]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[16]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[17]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[18]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[19]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[20]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[21]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[22]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[23]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[24]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[25]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[26]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[27]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[28]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[29]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[30]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[31]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[32]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[33]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[34]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[35]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[36]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[37]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[38]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[39]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[40]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[41]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[42]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[43]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[44]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[45]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[46]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[47]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[48]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[49]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[50]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[51]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u6/\inf_round_down_reg[52] )
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[53]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[54]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[55]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[56]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[57]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[58]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[59]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[60]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'u6/inf_round_down_reg[61]' (FDRE) to 'u6/inf_round_down_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\divisor_reg_reg[53] )
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_b_reg[10]' (FDRE) to 'u4/expon_shift_b_reg[11]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_b_reg[11]' (FDRE) to 'u4/expon_shift_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_b_reg[9]' (FDRE) to 'u4/expon_shift_b_reg[8]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_b_reg[8]' (FDRE) to 'u4/expon_shift_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'u4/expon_shift_b_reg[7]' (FDRE) to 'u4/expon_shift_b_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4/\expon_shift_b_reg[6] )
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[0]' (FDRE) to 'u6/out_inf_reg[1]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[1]' (FDRE) to 'u6/out_inf_reg[2]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[2]' (FDRE) to 'u6/out_inf_reg[3]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[3]' (FDRE) to 'u6/out_inf_reg[4]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[4]' (FDRE) to 'u6/out_inf_reg[5]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[5]' (FDRE) to 'u6/out_inf_reg[6]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[6]' (FDRE) to 'u6/out_inf_reg[7]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[7]' (FDRE) to 'u6/out_inf_reg[8]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[8]' (FDRE) to 'u6/out_inf_reg[9]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[9]' (FDRE) to 'u6/out_inf_reg[10]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[10]' (FDRE) to 'u6/out_inf_reg[11]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[11]' (FDRE) to 'u6/out_inf_reg[12]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[12]' (FDRE) to 'u6/out_inf_reg[13]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[13]' (FDRE) to 'u6/out_inf_reg[14]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[14]' (FDRE) to 'u6/out_inf_reg[15]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[15]' (FDRE) to 'u6/out_inf_reg[16]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[16]' (FDRE) to 'u6/out_inf_reg[17]'
INFO: [Synth 8-3886] merging instance 'u6/out_inf_reg[17]' (FDRE) to 'u6/out_inf_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\count_cycles_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mantissa_round_reg[55] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.012 ; gain = 349.375 ; free physical = 252265 ; free virtual = 313150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpu_mul     | (A''*B'')'            | 24     | 17     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fpu_mul     | (PCIN>>17)+(A''*B2)'  | 24     | 17     | -      | -      | 42     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fpu_mul     | (C+(A''*B'')')'       | 17     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|fpu_mul     | (C+(A''*B'')')'       | 24     | 17     | 26     | -      | 42     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|fpu_mul     | (C+(A''*B'')')'       | 17     | 12     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|fpu_mul     | (PCIN+(A2*B'')')'     | 17     | 17     | -      | -      | 37     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|fpu_mul     | (C'+(A2*B'')')'       | 17     | 12     | 21     | -      | 30     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|fpu_mul     | (PCIN+(A''*B'')')'    | 19     | 17     | -      | -      | 37     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|fpu_mul     | (PCIN>>17)+(A''*B'')' | 19     | 12     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 252151 ; free virtual = 313037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 251987 ; free virtual = 312861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253112 ; free virtual = 313985
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253114 ; free virtual = 313987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253108 ; free virtual = 313981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253107 ; free virtual = 313980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253074 ; free virtual = 313947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253070 ; free virtual = 313943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   149|
|2     |DSP48E1 |     9|
|3     |LUT1    |    54|
|4     |LUT2    |   490|
|5     |LUT3    |  1639|
|6     |LUT4    |   765|
|7     |LUT5    |   786|
|8     |LUT6    |  1849|
|9     |FDRE    |  4200|
|10    |LD      |     6|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  9947|
|2     |  u1     |fpu_add        |  1204|
|3     |  u2     |fpu_sub        |  1762|
|4     |  u3     |fpu_mul        |  2777|
|5     |  u4     |fpu_div        |  2547|
|6     |  u5     |fpu_round      |   459|
|7     |  u6     |fpu_exceptions |   805|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253070 ; free virtual = 313942
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1823.016 ; gain = 349.379 ; free physical = 253067 ; free virtual = 313940
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1823.020 ; gain = 349.379 ; free physical = 253078 ; free virtual = 313950
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.188 ; gain = 0.000 ; free physical = 252604 ; free virtual = 313476
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1885.188 ; gain = 411.648 ; free physical = 252679 ; free virtual = 313552
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2409.840 ; gain = 524.652 ; free physical = 252946 ; free virtual = 313773
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2409.840 ; gain = 0.000 ; free physical = 252942 ; free virtual = 313769
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2433.852 ; gain = 0.000 ; free physical = 252879 ; free virtual = 313711
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2557.121 ; gain = 0.004 ; free physical = 253235 ; free virtual = 314063

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 982869ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253231 ; free virtual = 314060

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: af416a8b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253053 ; free virtual = 313882
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b4efdd8e

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253030 ; free virtual = 313859
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16cdb8a47

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253096 ; free virtual = 313924
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16cdb8a47

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253090 ; free virtual = 313919
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bc4eb86b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253017 ; free virtual = 313846
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bc4eb86b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253012 ; free virtual = 313841
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253010 ; free virtual = 313839
Ending Logic Optimization Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 253008 ; free virtual = 313837

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 252997 ; free virtual = 313826

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 252995 ; free virtual = 313823

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 252995 ; free virtual = 313823
Ending Netlist Obfuscation Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.121 ; gain = 0.000 ; free physical = 252995 ; free virtual = 313824
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.121 ; gain = 0.004 ; free physical = 252995 ; free virtual = 313824
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: bc4eb86b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fpu ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2589.117 ; gain = 0.000 ; free physical = 252885 ; free virtual = 313713
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.981 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2612.113 ; gain = 22.996 ; free physical = 252798 ; free virtual = 313632
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2790.285 ; gain = 201.168 ; free physical = 253750 ; free virtual = 314601
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2826.309 ; gain = 36.023 ; free physical = 253726 ; free virtual = 314578
Power optimization passes: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.309 ; gain = 237.191 ; free physical = 253726 ; free virtual = 314578

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253793 ; free virtual = 314645


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fpu ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 4200
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253792 ; free virtual = 314644
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: bc4eb86b
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.309 ; gain = 269.188 ; free physical = 253799 ; free virtual = 314652
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 16607800 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bc4eb86b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253854 ; free virtual = 314706
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: bc4eb86b

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253850 ; free virtual = 314703
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: bc4eb86b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253796 ; free virtual = 314650
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: bc4eb86b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253787 ; free virtual = 314641
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253782 ; free virtual = 314636

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253781 ; free virtual = 314635
Ending Netlist Obfuscation Task | Checksum: bc4eb86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253773 ; free virtual = 314627
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253235 ; free virtual = 314074
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 46034298

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253230 ; free virtual = 314069
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253226 ; free virtual = 314064

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3c638d68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253148 ; free virtual = 313986

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b30a709c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252895 ; free virtual = 313734

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b30a709c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252893 ; free virtual = 313732
Phase 1 Placer Initialization | Checksum: b30a709c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252892 ; free virtual = 313731

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11c7bc899

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252868 ; free virtual = 313707

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252347 ; free virtual = 313189

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16d5dac9d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252250 ; free virtual = 313092
Phase 2 Global Placement | Checksum: 1c3d54362

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252243 ; free virtual = 313084

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c3d54362

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252253 ; free virtual = 313094

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8ef87c44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252065 ; free virtual = 312906

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11be3a54e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252053 ; free virtual = 312894

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 68e185a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252050 ; free virtual = 312891

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 119129da4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 251973 ; free virtual = 312762

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15976bb5b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253266 ; free virtual = 314055

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f62b2c3a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253265 ; free virtual = 314054
Phase 3 Detail Placement | Checksum: f62b2c3a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253243 ; free virtual = 314036

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19379b9a9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19379b9a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253183 ; free virtual = 313972
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.101. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 126c58545

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253180 ; free virtual = 313969
Phase 4.1 Post Commit Optimization | Checksum: 126c58545

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253183 ; free virtual = 313972

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126c58545

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253153 ; free virtual = 313942

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 126c58545

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253148 ; free virtual = 313937

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253147 ; free virtual = 313936
Phase 4.4 Final Placement Cleanup | Checksum: 14715857e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253160 ; free virtual = 313949
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14715857e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253155 ; free virtual = 313944
Ending Placer Task | Checksum: ea50bb86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253191 ; free virtual = 313980
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253186 ; free virtual = 313975
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253131 ; free virtual = 313920
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253118 ; free virtual = 313908
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253082 ; free virtual = 313880
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a94c9453 ConstDB: 0 ShapeSum: 41042733 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "opa[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpu_op[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpu_op[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpu_op[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpu_op[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpu_op[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpu_op[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 58cdf5c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253632 ; free virtual = 314422
Post Restoration Checksum: NetGraph: 54ffd608 NumContArr: 3ce1fbe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 58cdf5c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253631 ; free virtual = 314421

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 58cdf5c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253591 ; free virtual = 314381

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 58cdf5c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253588 ; free virtual = 314378
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 119d2dd6c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253550 ; free virtual = 314340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.257  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 144e05d7a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253522 ; free virtual = 314312

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bb483488

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253549 ; free virtual = 314341

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 907
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19727022f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253125 ; free virtual = 313934
Phase 4 Rip-up And Reroute | Checksum: 19727022f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253123 ; free virtual = 313934

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19727022f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253118 ; free virtual = 313932

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19727022f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253113 ; free virtual = 313929
Phase 5 Delay and Skew Optimization | Checksum: 19727022f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253097 ; free virtual = 313915

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dcf83df3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253126 ; free virtual = 313965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.041  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dcf83df3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253121 ; free virtual = 313961
Phase 6 Post Hold Fix | Checksum: 1dcf83df3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253117 ; free virtual = 313959

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.64539 %
  Global Horizontal Routing Utilization  = 1.77417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b4d7aaac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253071 ; free virtual = 313923

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b4d7aaac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253061 ; free virtual = 313913

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17f0f3583

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252980 ; free virtual = 313771

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.041  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17f0f3583

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252971 ; free virtual = 313763
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253005 ; free virtual = 313797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253000 ; free virtual = 313792
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252999 ; free virtual = 313791
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 253067 ; free virtual = 313862
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2826.309 ; gain = 0.000 ; free physical = 252925 ; free virtual = 313728
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2826.344 ; gain = 0.000 ; free physical = 252235 ; free virtual = 313105
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:21:00 2022...
