--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Microprocessor.twx Microprocessor.ncd -o Microprocessor.twr
Microprocessor.pcf -ucf Microprocessor.ucf

Design file:              Microprocessor.ncd
Physical constraint file: Microprocessor.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock frequency_2
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    5.404(R)|    2.093(R)|clock_OBUF        |   0.000|
instruction<1>|   -0.696(R)|    2.274(R)|clock_OBUF        |   0.000|
instruction<2>|    4.533(R)|    2.371(R)|clock_OBUF        |   0.000|
instruction<3>|    4.930(R)|    2.058(R)|clock_OBUF        |   0.000|
instruction<4>|    6.002(R)|    0.527(R)|clock_OBUF        |   0.000|
instruction<5>|    5.475(R)|    0.600(R)|clock_OBUF        |   0.000|
instruction<6>|    4.679(R)|    2.552(R)|clock_OBUF        |   0.000|
instruction<7>|    4.950(R)|    2.539(R)|clock_OBUF        |   0.000|
reset         |   -0.699(R)|    2.312(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock frequency_4
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    5.698(R)|    1.759(R)|clock_OBUF        |   0.000|
instruction<1>|   -0.402(R)|    1.940(R)|clock_OBUF        |   0.000|
instruction<2>|    4.827(R)|    2.037(R)|clock_OBUF        |   0.000|
instruction<3>|    5.224(R)|    1.724(R)|clock_OBUF        |   0.000|
instruction<4>|    6.296(R)|    0.193(R)|clock_OBUF        |   0.000|
instruction<5>|    5.769(R)|    0.266(R)|clock_OBUF        |   0.000|
instruction<6>|    4.973(R)|    2.218(R)|clock_OBUF        |   0.000|
instruction<7>|    5.244(R)|    2.205(R)|clock_OBUF        |   0.000|
reset         |   -0.405(R)|    1.978(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Clock frequency_2 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|    9.985(R)|clock_OBUF        |   0.000|
instruction_address<1>|    9.911(R)|clock_OBUF        |   0.000|
instruction_address<2>|    9.912(R)|clock_OBUF        |   0.000|
instruction_address<3>|    9.869(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.115(R)|clock_OBUF        |   0.000|
instruction_address<5>|    9.852(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.224(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.512(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.673(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.481(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.616(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.447(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.502(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.783(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.702(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.547(R)|clock_OBUF        |   0.000|
pc_low<1>             |   11.375(R)|clock_OBUF        |   0.000|
pc_low<2>             |   11.567(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.078(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.065(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.314(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.138(R)|clock_OBUF        |   0.000|
reg_num<0>            |   11.830(R)|clock_OBUF        |   0.000|
reg_num<1>            |    9.782(R)|clock_OBUF        |   0.000|
reg_num<2>            |   11.644(R)|clock_OBUF        |   0.000|
reg_num<3>            |   11.605(R)|clock_OBUF        |   0.000|
reg_num<4>            |   11.885(R)|clock_OBUF        |   0.000|
reg_num<5>            |   12.065(R)|clock_OBUF        |   0.000|
reg_num<6>            |   11.857(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   13.482(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   13.240(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   13.247(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   13.130(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   13.137(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   14.032(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.359(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   13.434(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   13.437(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   13.427(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   13.662(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   13.278(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   13.437(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   14.188(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock frequency_4 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|    9.651(R)|clock_OBUF        |   0.000|
instruction_address<1>|    9.577(R)|clock_OBUF        |   0.000|
instruction_address<2>|    9.578(R)|clock_OBUF        |   0.000|
instruction_address<3>|    9.535(R)|clock_OBUF        |   0.000|
instruction_address<4>|    9.781(R)|clock_OBUF        |   0.000|
instruction_address<5>|    9.518(R)|clock_OBUF        |   0.000|
instruction_address<6>|    9.890(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.178(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.339(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.147(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.282(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.113(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.168(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.449(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.368(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.213(R)|clock_OBUF        |   0.000|
pc_low<1>             |   11.041(R)|clock_OBUF        |   0.000|
pc_low<2>             |   11.233(R)|clock_OBUF        |   0.000|
pc_low<3>             |   10.744(R)|clock_OBUF        |   0.000|
pc_low<4>             |   10.731(R)|clock_OBUF        |   0.000|
pc_low<5>             |   10.980(R)|clock_OBUF        |   0.000|
pc_low<6>             |   10.804(R)|clock_OBUF        |   0.000|
reg_num<0>            |   11.496(R)|clock_OBUF        |   0.000|
reg_num<1>            |    9.448(R)|clock_OBUF        |   0.000|
reg_num<2>            |   11.310(R)|clock_OBUF        |   0.000|
reg_num<3>            |   11.271(R)|clock_OBUF        |   0.000|
reg_num<4>            |   11.551(R)|clock_OBUF        |   0.000|
reg_num<5>            |   11.731(R)|clock_OBUF        |   0.000|
reg_num<6>            |   11.523(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   13.148(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   12.906(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   12.913(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   12.796(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   12.803(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   13.698(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.025(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   13.100(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   13.103(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   13.093(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   13.328(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   12.944(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   13.103(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   13.854(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock oscillator to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clock       |    9.109(R)|oscillator_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock frequency_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.914|         |         |         |
frequency_4    |    7.914|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frequency_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.914|         |         |         |
frequency_4    |    7.914|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    4.582|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
frequency_2    |clock          |    7.505|
frequency_4    |clock          |    7.171|
instruction<6> |mem_read       |    7.754|
instruction<6> |mem_write      |    7.711|
instruction<6> |op<0>          |    6.768|
instruction<7> |mem_read       |    8.028|
instruction<7> |mem_write      |    7.982|
instruction<7> |op<1>          |    6.290|
instruction<7> |reg_write      |    7.044|
---------------+---------------+---------+


Analysis completed Mon Jun 15 20:12:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



