From c22075d3a1c110a5e7ac5a475e2e96bd35066477 Mon Sep 17 00:00:00 2001
From: Lu Hui <luhui@sipeed.com>
Date: Fri, 15 Mar 2024 17:35:02 +0800
Subject: [PATCH 3/3] arch: riscv add xthead extension option

---
 arch/Config.in.riscv | 4 ++++
 arch/arch.mk.riscv   | 3 +++
 2 files changed, 7 insertions(+)

diff --git a/arch/Config.in.riscv b/arch/Config.in.riscv
index d62e4ebc..0099bd74 100644
--- a/arch/Config.in.riscv
+++ b/arch/Config.in.riscv
@@ -45,6 +45,10 @@ config BR2_RISCV_ISA_RVV
 	bool "Vector Instructions (V)"
 	select BR2_ARCH_NEEDS_GCC_AT_LEAST_12
 
+config BR2_RISCV_ISA_XTHEAD
+	bool "Thead Instructions (XTHEAD)"
+	select BR2_ARCH_NEEDS_GCC_AT_LEAST_13
+
 choice
 	prompt "Target Architecture Size"
 	default BR2_RISCV_64
diff --git a/arch/arch.mk.riscv b/arch/arch.mk.riscv
index ee5c434b..da4ae333 100644
--- a/arch/arch.mk.riscv
+++ b/arch/arch.mk.riscv
@@ -29,6 +29,9 @@ endif
 ifeq ($(BR2_RISCV_ISA_RVV),y)
 GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)v
 endif
+ifeq ($(BR2_RISCV_ISA_XTHEAD),y)
+GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)_xtheadba_xtheadbb_xtheaddbs_xtheadcmo_xtheadcondmov_xtheadfmemidx_xtheadfmv_xtheadint_xtheadmac_xtheadmemidx_xtheadmempair_xtheadsync
+endif
 
 # Starting from gcc 12.x, csr and fence instructions have been
 # separated from the base I instruction set, and special -march
-- 
2.40.1

