Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Apr 21 23:54:40 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_176/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][117]:D
  Delay (ns):              0.146
  Slack (ns):              0.069
  Arrival (ns):            4.548
  Required (ns):           4.479
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_160/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][122]:D
  Delay (ns):              0.146
  Slack (ns):              0.069
  Arrival (ns):            4.546
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[79]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[79]:D
  Delay (ns):              0.146
  Slack (ns):              0.069
  Arrival (ns):            4.555
  Required (ns):           4.486
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            4.540
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.540
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r2[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.539
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_0_[113]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_1_[113]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.553
  Required (ns):           4.483
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][90]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            4.550
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[20]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.543
  Required (ns):           4.473
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.550
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            4.540
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            4.542
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            4.547
  Required (ns):           4.476
  Operating Conditions: fast_hv_lt

Path 14
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[14]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][6]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            4.548
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.542
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[19]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[19]:D
  Delay (ns):              0.150
  Slack (ns):              0.072
  Arrival (ns):            4.563
  Required (ns):           4.491
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.560
  Required (ns):           4.488
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.549
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 19
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[20]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][4]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.549
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 20
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveABURST[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.540
  Required (ns):           4.468
  Operating Conditions: fast_hv_lt

Path 21
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[39]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[5]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.539
  Required (ns):           4.467
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/r_valid_sh[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/r_valid_sh[2]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            4.568
  Required (ns):           4.495
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            4.547
  Required (ns):           4.474
  Operating Conditions: fast_hv_lt

Path 24
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset_f1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            4.534
  Required (ns):           4.461
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            4.555
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[32].data_shifter[32][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[31].data_shifter[31][0]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.554
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.554
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[10].data_shifter[10][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[9].data_shifter[9][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.572
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_mask_p3_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][140]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.572
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_202/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][151]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.556
  Required (ns):           4.482
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[37]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[37]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.548
  Required (ns):           4.474
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[15]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[15]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            4.564
  Required (ns):           4.490
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/araddr_r1[13]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/rd_cmd_wr_data[13]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.539
  Required (ns):           4.465
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/dfi_rddata_postdbi_r[15]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/l_rd_data_to_mp_r[15]:D
  Delay (ns):              0.188
  Slack (ns):              0.075
  Arrival (ns):            4.609
  Required (ns):           4.534
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_act_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P3_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.546
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_242/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_cas_n_r1:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            4.537
  Required (ns):           4.462
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_242/lat_n0.resettable.data_shifter_0_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_242/lat_n0.resettable.data_shifter_1_[3]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.573
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[25]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][65]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            4.556
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_94/din_gray_r[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_94/MSC_i_96/MSC_i_107/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.559
  Required (ns):           4.484
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.559
  Required (ns):           4.484
  Operating Conditions: fast_hv_lt

Path 41
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[4]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[4]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.551
  Required (ns):           4.476
  Operating Conditions: fast_hv_lt

Path 42
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[3]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.552
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 43
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[41]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[7]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.542
  Required (ns):           4.467
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_address_r1[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[4]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            4.545
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r1[93]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_263/MSC_i_266/data_r2[93]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.554
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][1]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.556
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/rd_cmd_sh[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/rd_cmd_sh[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            4.571
  Required (ns):           4.495
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[30]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.561
  Required (ns):           4.485
  Operating Conditions: fast_hv_lt

Path 49
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[12]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[11]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            1.696
  Required (ns):           1.620
  Operating Conditions: fast_hv_lt

Path 50
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[38]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[4]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.543
  Required (ns):           4.467
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_we_n_r1:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_we_n_r2:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.547
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_bank_r1[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P1_OUT[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.547
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.575
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.576
  Required (ns):           4.499
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][52]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.550
  Required (ns):           4.473
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_143/MSC_i_147/half:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_143/MSC_i_147/MSC_i_149/s0:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.553
  Required (ns):           4.476
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[30]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[30]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.558
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[72]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[72]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.579
  Required (ns):           4.502
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_0:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.556
  Required (ns):           4.479
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.558
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 61
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[2]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.553
  Required (ns):           4.476
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            4.548
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[32].data_shifter[32][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[31].data_shifter[31][0]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.542
  Required (ns):           4.464
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[25].data_shifter[25][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_254/data_shifter_gen[24].data_shifter[24][0]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            4.554
  Required (ns):           4.476
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[4].data_shifter[4][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[3].data_shifter[3][1]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            4.558
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[11].data_shifter[11][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[10].data_shifter[10][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.576
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_2_[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/dfi_odt_p2_r1[0]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            4.577
  Required (ns):           4.499
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_0_[49]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_249/lat_n0.resettable.data_shifter_1_[49]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.573
  Required (ns):           4.495
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/MSC_i_214/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][108]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.561
  Required (ns):           4.483
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/MSC_i_41/din_gray_r[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/MSC_i_41/MSC_i_43/MSC_i_50/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.556
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/MSC_i_28/din_gray_r[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/MSC_i_28/MSC_i_30/MSC_i_37/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.555
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/MSC_i_28/MSC_i_30/MSC_i_38/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_25/MSC_i_26/MSC_i_28/MSC_i_30/MSC_i_38/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.078
  Arrival (ns):            4.556
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_112/MSC_i_114/MSC_i_119/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_112/MSC_i_114/MSC_i_119/s1:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.549
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[80]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            4.580
  Required (ns):           4.502
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[123]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            4.580
  Required (ns):           4.502
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[50]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.552
  Required (ns):           4.474
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[10]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.555
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 78
  From: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg2:CLK
  To:   PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg3:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.561
  Required (ns):           4.483
  Operating Conditions: fast_hv_lt

Path 79
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[20]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][4]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            4.555
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 80
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[50]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[19]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.540
  Required (ns):           4.462
  Operating Conditions: fast_hv_lt

Path 81
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.562
  Required (ns):           4.484
  Operating Conditions: fast_hv_lt

Path 82
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[37]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[3]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.535
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[23].data_shifter[23][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_233/MSC_i_234/MSC_i_250/data_shifter_gen[22].data_shifter[22][1]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.559
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_151/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_274/data_shifter_gen[1].data_shifter[1][89]:D
  Delay (ns):              0.155
  Slack (ns):              0.079
  Arrival (ns):            4.557
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_143/o_ready:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_143/MSC_i_144/s0:D
  Delay (ns):              0.155
  Slack (ns):              0.079
  Arrival (ns):            4.554
  Required (ns):           4.475
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[76]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[76]:D
  Delay (ns):              0.192
  Slack (ns):              0.079
  Arrival (ns):            4.598
  Required (ns):           4.519
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_packed[106]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_data_fifo_wr_data[106]:D
  Delay (ns):              0.155
  Slack (ns):              0.079
  Arrival (ns):            4.554
  Required (ns):           4.475
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg2[40]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/cmd_fifo_wr_data_reg3[40]:D
  Delay (ns):              0.190
  Slack (ns):              0.079
  Arrival (ns):            4.581
  Required (ns):           4.502
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[18]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.566
  Required (ns):           4.487
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/wr_cmd_wr_data[11]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.556
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_94/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_77/MSC_i_78/MSC_i_94/MSC_i_96/MSC_i_105/s0:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            4.563
  Required (ns):           4.484
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_126/MSC_i_128/MSC_i_131/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_12/MSC_i_109/MSC_i_110/MSC_i_126/MSC_i_128/MSC_i_131/s1:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.561
  Required (ns):           4.482
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.559
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]:D
  Delay (ns):              0.155
  Slack (ns):              0.079
  Arrival (ns):            4.581
  Required (ns):           4.502
  Operating Conditions: fast_hv_lt

Path 95
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[12]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]:D
  Delay (ns):              0.152
  Slack (ns):              0.079
  Arrival (ns):            4.559
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 96
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.557
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 97
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[4]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[4]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.556
  Required (ns):           4.477
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[8]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.079
  Arrival (ns):            4.564
  Required (ns):           4.485
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[15]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.544
  Required (ns):           4.465
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[25]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[15]:D
  Delay (ns):              0.155
  Slack (ns):              0.079
  Arrival (ns):            4.561
  Required (ns):           4.482
  Operating Conditions: fast_hv_lt

