Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot combined_behav xil_defaultlib.combined xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'num0' [C:/Users/Meep/Desktop/File/hw_syn_lab/project_lab2/project_lab2.srcs/sources_1/new/combined.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.hex_to_7seg
Compiling module xil_defaultlib.seven_segment_tdm
Compiling module xil_defaultlib.combined
Compiling module xil_defaultlib.glbl
Built simulation snapshot combined_behav
