(pcb "C:\Users\Luc\OneDrive\TinyRISC project\GT backup\TinyRISC\Program Counter\V1.0\Program Counter.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  235436 -19019  235868 -19076  236294 -19170.4  236710 -19301.5
            237113 -19468.5  237500 -19669.9  237868 -19904.2  238214 -20169.8
            238536 -20464.5  238830 -20786.1  239096 -21132.1  239330 -21500
            239532 -21886.9  239698 -22289.9  239830 -22705.9  239924 -23131.8
            239981 -23564.2  240000 -24000  240000 -153000  239981 -153436
            239924 -153868  239830 -154294  239698 -154710  239532 -155113
            239330 -155500  239096 -155868  238830 -156214  238536 -156536
            238214 -156830  237868 -157096  237500 -157330  237113 -157532
            236710 -157698  236294 -157830  235868 -157924  235436 -157981
            235000 -158000  45000 -158000  44564.2 -157981  44131.8 -157924
            43705.9 -157830  43289.9 -157698  42886.9 -157532  42500 -157330
            42132.1 -157096  41786.1 -156830  41464.5 -156536  41169.8 -156214
            40904.2 -155868  40669.9 -155500  40468.5 -155113  40301.5 -154710
            40170.4 -154294  40076 -153868  40019 -153436  40000 -153000
            40000 -24000  40019 -23564.2  40076 -23131.8  40170.4 -22705.9
            40301.5 -22289.9  40468.5 -21886.9  40669.9 -21500  40904.2 -21132.1
            41169.8 -20786.1  41464.5 -20464.5  41786.1 -20169.8  42132.1 -19904.2
            42500 -19669.9  42886.9 -19468.5  43289.9 -19301.5  43705.9 -19170.4
            44131.8 -19076  44564.2 -19019  45000 -19000  235000 -19000
            235436 -19019)
    )
    (plane GNDREF (polygon B.Cu 0  70000 -151000  217000 -150000  215000 -44000  236000 -44000
            236000 -145000  221000 -145000  221000 -155000  48000 -154000
            48000 -37000  67000 -37000  70000 -151000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 254)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical"
      (place J5 229000 -123000 front 270 (PN POWER/GND))
    )
    (component Connector_Pin:Pin_D1.0mm_L10.0mm
      (place J4 226000 -112000 front 0 (PN Clock))
    )
    (component "Kicad libraries:6pinIDC"
      (place J6 199000 -144540 front 180 (PN Control))
    )
    (component "Kicad libraries:16pinIDC"
      (place J2 56000 -44000 front 270 (PN PC_OFFS))
      (place J1 227000 -52000 front 270 (PN PC_OUT))
    )
    (component Mounting_Holes:MountingHole_3.5mm_Pad_Via
      (place H8 56000 -152000 front 0 (PN MountingHole_Pad))
      (place H7 224000 -25000 front 0 (PN MountingHole_Pad))
      (place H6 56000 -25000 front 0 (PN MountingHole_Pad))
      (place H5 225000 -152000 front 0 (PN MountingHole_Pad))
      (place H4 234000 -25000 front 0 (PN MountingHole))
      (place H3 234000 -152000 front 0 (PN MountingHole))
      (place H2 46000 -152000 front 0 (PN MountingHole))
      (place H1 46000 -25000 front 0 (PN MountingHole))
    )
    (component Capacitors_THT:C_Axial_L5.1mm_D3.1mm_P7.50mm_Horizontal
      (place C13 152000 -87000 front 0 (PN 100nF))
      (place C12 151500 -61000 front 0 (PN 100nF))
      (place C11 101000 -145000 front 180 (PN 100nF))
      (place C10 94000 -92000 front 0 (PN 100nf))
      (place C9 94000 -81000 front 0 (PN 100nF))
      (place C8 94000 -29000 front 0 (PN 100nF))
      (place C7 202000 -131000 front 90 (PN 100nF))
      (place C6 203000 -96000 front 90 (PN 100nF))
      (place C5 202000 -66000 front 90 (PN 100nF))
      (place C4 203000 -39000 front 90 (PN 100nF))
      (place C3 171000 -143000 front 0 (PN C?))
      (place C2 125000 -120000 front 0 (PN 100nF))
      (place C1 125000 -66040 front 0 (PN 100nF))
    )
    (component "Housings_DIP:DIP-24_W7.62mm"
      (place REG8.2 125000 -88000 front 0 (PN 74F825))
      (place REG8.1 125000 -33000 front 0 (PN 74F825))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R14 54000 -124000 front 0 (PN 10K))
      (place R10 131000 -137000 front 180 (PN 10K))
      (place R6 131000 -132000 front 180 (PN 100))
      (place R5 54000 -119000 front 0 (PN 10K))
      (place R4 54000 -129000 front 0 (PN 10K))
    )
    (component Potentiometers:Potentiometer_Trimmer_ACP_CA14h5_Vertical_Px5.0mm_Py10.0mm
      (place POT1 150000 -143000 front 90 (PN 1K))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place MUXB2 152000 -91000 front 0 (PN 74F257))
      (place MUXB1 159000 -55000 front 180 (PN 74F257))
      (place MUXA4 94000 -123000 front 0 (PN 74F257))
      (place MUXA3 94000 -98000 front 0 (PN 74F257))
      (place MUXA2 94000 -58000 front 0 (PN 74F257))
      (place MUXA1 94000 -34000 front 0 (PN 74F257))
      (place ADD4.2 179000 -66000 front 90 (PN 74F283))
      (place ADD4.1 180000 -39000 front 90 (PN 74F283))
      (place ADD4.3 179000 -96000 front 90 (PN 74F283))
      (place ADD4.4 179000 -131000 front 90 (PN 74F283))
    )
    (component "Connectors_JST:JST_XH_B04B-XH-A_04x2.50mm_Straight"
      (place J3 56000 -95000 front 270 (PN Control))
    )
    (component Capacitors_THT:CP_Radial_D8.0mm_P2.50mm
      (place C_BOARD1 228000 -136000 front 270 (PN 10uF))
    )
  )
  (library
    (image "Connector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical"
      (outline (path signal 120  -2060 1810  -2060 -2910))
      (outline (path signal 120  -2060 -2910  4060 -2910))
      (outline (path signal 120  4060 -2910  4060 1810))
      (outline (path signal 120  4060 1810  -2060 1810))
      (outline (path signal 120  -300 1810  -300 2010))
      (outline (path signal 120  -300 2010  -600 2010))
      (outline (path signal 120  -600 2010  -600 1810))
      (outline (path signal 120  -300 1910  -600 1910))
      (outline (path signal 120  500 1810  500 1200))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -1450 -2300  3450 -2300))
      (outline (path signal 120  3450 -2300  3450 1200))
      (outline (path signal 120  3450 1200  1500 1200))
      (outline (path signal 120  1500 1200  1500 1810))
      (outline (path signal 120  -2060 500  -1450 500))
      (outline (path signal 120  -2060 -800  -1450 -800))
      (outline (path signal 120  4060 500  3450 500))
      (outline (path signal 120  4060 -800  3450 -800))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  -1110 2110  -2360 2110))
      (outline (path signal 120  -2360 2110  -2360 860))
      (outline (path signal 100  -1110 2110  -2360 2110))
      (outline (path signal 100  -2360 2110  -2360 860))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  -1950 -2800  3950 -2800))
      (outline (path signal 100  3950 -2800  3950 1700))
      (outline (path signal 100  3950 1700  -1950 1700))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  -2450 -3300  4450 -3300))
      (outline (path signal 50  4450 -3300  4450 2200))
      (outline (path signal 50  4450 2200  -2450 2200))
      (pin Oval[A]Pad_1200x1750_um 2 2000 0)
      (pin RoundRect[A]Pad_1200x1750_250.95_um 1 0 0)
    )
    (image Connector_Pin:Pin_D1.0mm_L10.0mm
      (outline (path signal 50  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (outline (path signal 120  500 0  420.627 -270.32  207.708 -454.816  -71.157 -494.911
            -327.43 -377.875  -479.746 -140.866  -479.746 140.866  -327.43 377.875
            -71.157 494.911  207.708 454.816  420.627 270.32  500 0))
      (outline (path signal 120  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image "Kicad libraries:6pinIDC"
      (outline (path signal 200  -16140 2980  11060 2980))
      (outline (path signal 200  11060 2980  11060 -5520))
      (outline (path signal 200  11060 -5520  -16140 -5520))
      (outline (path signal 200  -16140 -5520  -16140 2980))
      (outline (path signal 50  -17340 4180  13250 4180))
      (outline (path signal 50  13250 4180  13250 -6720))
      (outline (path signal 50  13250 -6720  -17340 -6720))
      (outline (path signal 50  -17340 -6720  -17340 4180))
      (outline (path signal 100  -16140 2980  11060 2980))
      (outline (path signal 100  11060 -5520  -16140 -5520))
      (outline (path signal 50  12125 0  12125 0))
      (outline (path signal 50  12175 0  12175 0))
      (pin Round[A]Pad_1500_um 6 -5080 -2540)
      (pin Round[A]Pad_1500_um 5 -2540 -2540)
      (pin Round[A]Pad_1500_um 4 0 -2540)
      (pin Round[A]Pad_1500_um 3 -5080 0)
      (pin Round[A]Pad_1500_um 2 -2540 0)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (keepout "" (circle F.Cu 2800 8890 -1020))
      (keepout "" (circle B.Cu 2800 8890 -1020))
      (keepout "" (circle F.Cu 2800 -13970 -1020))
      (keepout "" (circle B.Cu 2800 -13970 -1020))
    )
    (image "Kicad libraries:16pinIDC"
      (outline (path signal 50  -5410 -3430  -5410 6370))
      (outline (path signal 50  -5410 6370  23190 6370))
      (outline (path signal 50  23190 6370  23190 -3430))
      (outline (path signal 50  23190 -3430  -5410 -3430))
      (outline (path signal 100  -5160 -3180  -5160 6120))
      (outline (path signal 100  -5160 6120  22940 6120))
      (outline (path signal 100  22940 6120  22940 -3180))
      (outline (path signal 100  22940 -3180  -5160 -3180))
      (outline (path signal 200  0 -3180  22940 -3180))
      (outline (path signal 200  22940 -3180  22940 6120))
      (outline (path signal 200  22940 6120  -5160 6120))
      (outline (path signal 200  -5160 6120  -5160 0))
      (pin Round[A]Pad_1650_um 16 17780 2540)
      (pin Round[A]Pad_1650_um 15 17780 0)
      (pin Round[A]Pad_1650_um 14 15240 2540)
      (pin Round[A]Pad_1650_um 13 15240 0)
      (pin Round[A]Pad_1650_um 12 12700 2540)
      (pin Round[A]Pad_1650_um 11 12700 0)
      (pin Round[A]Pad_1650_um 10 10160 2540)
      (pin Round[A]Pad_1650_um 9 10160 0)
      (pin Round[A]Pad_1650_um 8 7620 2540)
      (pin Round[A]Pad_1650_um 7 7620 0)
      (pin Round[A]Pad_1650_um 6 5080 2540)
      (pin Round[A]Pad_1650_um 5 5080 0)
      (pin Round[A]Pad_1650_um 4 2540 2540)
      (pin Round[A]Pad_1650_um 3 2540 0)
      (pin Round[A]Pad_1650_um 2 0 2540)
      (pin Rect[A]Pad_1650x1650_um 1 0 0)
    )
    (image Mounting_Holes:MountingHole_3.5mm_Pad_Via
      (outline (path signal 50  3750 0  3668.05 -779.669  3425.8 -1525.26  3033.81 -2204.2
            2509.24 -2786.79  1875 -3247.59  1158.81 -3566.46  391.982 -3729.46
            -391.982 -3729.46  -1158.81 -3566.46  -1875 -3247.59  -2509.24 -2786.79
            -3033.81 -2204.2  -3425.8 -1525.26  -3668.05 -779.669  -3750 0
            -3668.05 779.669  -3425.8 1525.26  -3033.81 2204.2  -2509.24 2786.79
            -1875 3247.59  -1158.81 3566.46  -391.982 3729.46  391.982 3729.46
            1158.81 3566.46  1875 3247.59  2509.24 2786.79  3033.81 2204.2
            3425.8 1525.26  3668.05 779.669  3750 0))
      (outline (path signal 150  3500 0  3418.17 -752.397  3176.51 -1469.61  2786.33 -2118.11
            2265.85 -2667.57  1639.43 -3092.29  936.349 -3372.43  189.486 -3494.87
            -566.237 -3453.89  -1295.48 -3251.42  -1964.15 -2896.91  -2540.98 -2406.95
            -2999 -1804.44  -3316.79 -1117.56  -3479.48 -378.417  -3479.48 378.417
            -3316.79 1117.56  -2999 1804.44  -2540.98 2406.95  -1964.15 2896.91
            -1295.48 3251.42  -566.237 3453.89  189.486 3494.87  936.349 3372.43
            1639.43 3092.29  2265.85 2667.57  2786.33 2118.11  3176.51 1469.61
            3418.17 752.397  3500 0))
      (pin Round[A]Pad_7000_um 1 0 0)
      (pin Round[A]Pad_800_um 1@1 2625 0)
      (pin Round[A]Pad_800_um 1@2 1856.15 -1856.15)
      (pin Round[A]Pad_800_um 1@3 0 -2625)
      (pin Round[A]Pad_800_um 1@4 -1856.15 -1856.15)
      (pin Round[A]Pad_800_um 1@5 -2625 0)
      (pin Round[A]Pad_800_um 1@6 -1856.15 1856.15)
      (pin Round[A]Pad_800_um 1@7 0 2625)
      (pin Round[A]Pad_800_um 1@8 1856.15 1856.15)
    )
    (image Capacitors_THT:C_Axial_L5.1mm_D3.1mm_P7.50mm_Horizontal
      (outline (path signal 100  1200 1550  1200 -1550))
      (outline (path signal 100  1200 -1550  6300 -1550))
      (outline (path signal 100  6300 -1550  6300 1550))
      (outline (path signal 100  6300 1550  1200 1550))
      (outline (path signal 100  0 0  1200 0))
      (outline (path signal 100  7500 0  6300 0))
      (outline (path signal 120  1140 1610  1140 -1610))
      (outline (path signal 120  1140 -1610  6360 -1610))
      (outline (path signal 120  6360 -1610  6360 1610))
      (outline (path signal 120  6360 1610  1140 1610))
      (outline (path signal 120  980 0  1140 0))
      (outline (path signal 120  6520 0  6360 0))
      (outline (path signal 50  -1050 1900  -1050 -1900))
      (outline (path signal 50  -1050 -1900  8550 -1900))
      (outline (path signal 50  8550 -1900  8550 1900))
      (outline (path signal 50  8550 1900  -1050 1900))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
    )
    (image "Housings_DIP:DIP-24_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -29500))
      (outline (path signal 50  -1100 -29500  8700 -29500))
      (outline (path signal 50  8700 -29500  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1950 860  1950 -860))
      (outline (path signal 120  1950 -860  5670 -860))
      (outline (path signal 120  5670 -860  5670 860))
      (outline (path signal 120  5670 860  1950 860))
      (outline (path signal 120  880 0  1950 0))
      (outline (path signal 120  6740 0  5670 0))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  8600 -1150))
      (outline (path signal 50  8600 -1150  8600 1150))
      (outline (path signal 50  8600 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Potentiometers:Potentiometer_Trimmer_ACP_CA14h5_Vertical_Px5.0mm_Py10.0mm
      (outline (path signal 100  5000 2000  5000 -12000))
      (outline (path signal 100  5000 -12000  0 -12000))
      (outline (path signal 100  0 -12000  0 2000))
      (outline (path signal 100  0 2000  5000 2000))
      (outline (path signal 100  0 -2000  0 -8000))
      (outline (path signal 100  0 -8000  5000 -8000))
      (outline (path signal 100  5000 -8000  5000 -2000))
      (outline (path signal 100  5000 -2000  0 -2000))
      (outline (path signal 120  -61 2060  5060 2060))
      (outline (path signal 120  -61 -12060  5060 -12060))
      (outline (path signal 120  5060 2060  5060 -3635))
      (outline (path signal 120  5060 -6365  5060 -12060))
      (outline (path signal 120  -61 -11365  -61 -12060))
      (outline (path signal 120  -61 2060  -61 1365))
      (outline (path signal 120  -61 -1365  -61 -8635))
      (outline (path signal 120  -61 -1940  5060 -1940))
      (outline (path signal 120  -61 -8060  5060 -8060))
      (outline (path signal 120  -61 -1940  -61 -8060))
      (outline (path signal 120  5060 -1940  5060 -3635))
      (outline (path signal 120  5060 -6365  5060 -8060))
      (outline (path signal 50  -1450 2250  -1450 -12250))
      (outline (path signal 50  -1450 -12250  6450 -12250))
      (outline (path signal 50  6450 -12250  6450 2250))
      (outline (path signal 50  6450 2250  -1450 2250))
      (pin Round[A]Pad_2340_um 3 0 -10000)
      (pin Round[A]Pad_2340_um 2 5000 -5000)
      (pin Round[A]Pad_2340_um 1 0 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Connectors_JST:JST_XH_B04B-XH-A_04x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  10050 -3500))
      (outline (path signal 120  10050 -3500  10050 2450))
      (outline (path signal 120  10050 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
      (pin Round[A]Pad_1750_um 3 5000 0)
      (pin Round[A]Pad_1750_um 4 7500 0)
    )
    (image Capacitors_THT:CP_Radial_D8.0mm_P2.50mm
      (outline (path signal 100  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 120  5340 0  5261.41 -797.919  5028.67 -1565.17  4650.71 -2272.28
            4142.07 -2892.07  3522.28 -3400.71  2815.18 -3778.67  2047.92 -4011.41
            1250 -4090  452.081 -4011.41  -315.175 -3778.67  -1022.28 -3400.71
            -1642.07 -2892.07  -2150.71 -2272.28  -2528.67 -1565.17  -2761.41 -797.919
            -2840 0  -2761.41 797.919  -2528.67 1565.17  -2150.71 2272.28
            -1642.07 2892.07  -1022.28 3400.71  -315.175 3778.67  452.081 4011.41
            1250 4090  2047.92 4011.41  2815.18 3778.67  3522.28 3400.71
            4142.07 2892.07  4650.71 2272.28  5028.67 1565.17  5261.41 797.919
            5340 0))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 4050  1250 -4050))
      (outline (path signal 120  1290 4050  1290 -4050))
      (outline (path signal 120  1330 4050  1330 -4050))
      (outline (path signal 120  1370 4049  1370 -4049))
      (outline (path signal 120  1410 4047  1410 -4047))
      (outline (path signal 120  1450 4046  1450 -4046))
      (outline (path signal 120  1490 4043  1490 -4043))
      (outline (path signal 120  1530 4041  1530 980))
      (outline (path signal 120  1530 -980  1530 -4041))
      (outline (path signal 120  1570 4038  1570 980))
      (outline (path signal 120  1570 -980  1570 -4038))
      (outline (path signal 120  1610 4035  1610 980))
      (outline (path signal 120  1610 -980  1610 -4035))
      (outline (path signal 120  1650 4031  1650 980))
      (outline (path signal 120  1650 -980  1650 -4031))
      (outline (path signal 120  1690 4027  1690 980))
      (outline (path signal 120  1690 -980  1690 -4027))
      (outline (path signal 120  1730 4022  1730 980))
      (outline (path signal 120  1730 -980  1730 -4022))
      (outline (path signal 120  1770 4017  1770 980))
      (outline (path signal 120  1770 -980  1770 -4017))
      (outline (path signal 120  1810 4012  1810 980))
      (outline (path signal 120  1810 -980  1810 -4012))
      (outline (path signal 120  1850 4006  1850 980))
      (outline (path signal 120  1850 -980  1850 -4006))
      (outline (path signal 120  1890 4000  1890 980))
      (outline (path signal 120  1890 -980  1890 -4000))
      (outline (path signal 120  1930 3994  1930 980))
      (outline (path signal 120  1930 -980  1930 -3994))
      (outline (path signal 120  1971 3987  1971 980))
      (outline (path signal 120  1971 -980  1971 -3987))
      (outline (path signal 120  2011 3979  2011 980))
      (outline (path signal 120  2011 -980  2011 -3979))
      (outline (path signal 120  2051 3971  2051 980))
      (outline (path signal 120  2051 -980  2051 -3971))
      (outline (path signal 120  2091 3963  2091 980))
      (outline (path signal 120  2091 -980  2091 -3963))
      (outline (path signal 120  2131 3955  2131 980))
      (outline (path signal 120  2131 -980  2131 -3955))
      (outline (path signal 120  2171 3946  2171 980))
      (outline (path signal 120  2171 -980  2171 -3946))
      (outline (path signal 120  2211 3936  2211 980))
      (outline (path signal 120  2211 -980  2211 -3936))
      (outline (path signal 120  2251 3926  2251 980))
      (outline (path signal 120  2251 -980  2251 -3926))
      (outline (path signal 120  2291 3916  2291 980))
      (outline (path signal 120  2291 -980  2291 -3916))
      (outline (path signal 120  2331 3905  2331 980))
      (outline (path signal 120  2331 -980  2331 -3905))
      (outline (path signal 120  2371 3894  2371 980))
      (outline (path signal 120  2371 -980  2371 -3894))
      (outline (path signal 120  2411 3883  2411 980))
      (outline (path signal 120  2411 -980  2411 -3883))
      (outline (path signal 120  2451 3870  2451 980))
      (outline (path signal 120  2451 -980  2451 -3870))
      (outline (path signal 120  2491 3858  2491 980))
      (outline (path signal 120  2491 -980  2491 -3858))
      (outline (path signal 120  2531 3845  2531 980))
      (outline (path signal 120  2531 -980  2531 -3845))
      (outline (path signal 120  2571 3832  2571 980))
      (outline (path signal 120  2571 -980  2571 -3832))
      (outline (path signal 120  2611 3818  2611 980))
      (outline (path signal 120  2611 -980  2611 -3818))
      (outline (path signal 120  2651 3803  2651 980))
      (outline (path signal 120  2651 -980  2651 -3803))
      (outline (path signal 120  2691 3789  2691 980))
      (outline (path signal 120  2691 -980  2691 -3789))
      (outline (path signal 120  2731 3773  2731 980))
      (outline (path signal 120  2731 -980  2731 -3773))
      (outline (path signal 120  2771 3758  2771 980))
      (outline (path signal 120  2771 -980  2771 -3758))
      (outline (path signal 120  2811 3741  2811 980))
      (outline (path signal 120  2811 -980  2811 -3741))
      (outline (path signal 120  2851 3725  2851 980))
      (outline (path signal 120  2851 -980  2851 -3725))
      (outline (path signal 120  2891 3707  2891 980))
      (outline (path signal 120  2891 -980  2891 -3707))
      (outline (path signal 120  2931 3690  2931 980))
      (outline (path signal 120  2931 -980  2931 -3690))
      (outline (path signal 120  2971 3671  2971 980))
      (outline (path signal 120  2971 -980  2971 -3671))
      (outline (path signal 120  3011 3652  3011 980))
      (outline (path signal 120  3011 -980  3011 -3652))
      (outline (path signal 120  3051 3633  3051 980))
      (outline (path signal 120  3051 -980  3051 -3633))
      (outline (path signal 120  3091 3613  3091 980))
      (outline (path signal 120  3091 -980  3091 -3613))
      (outline (path signal 120  3131 3593  3131 980))
      (outline (path signal 120  3131 -980  3131 -3593))
      (outline (path signal 120  3171 3572  3171 980))
      (outline (path signal 120  3171 -980  3171 -3572))
      (outline (path signal 120  3211 3550  3211 980))
      (outline (path signal 120  3211 -980  3211 -3550))
      (outline (path signal 120  3251 3528  3251 980))
      (outline (path signal 120  3251 -980  3251 -3528))
      (outline (path signal 120  3291 3505  3291 980))
      (outline (path signal 120  3291 -980  3291 -3505))
      (outline (path signal 120  3331 3482  3331 980))
      (outline (path signal 120  3331 -980  3331 -3482))
      (outline (path signal 120  3371 3458  3371 980))
      (outline (path signal 120  3371 -980  3371 -3458))
      (outline (path signal 120  3411 3434  3411 980))
      (outline (path signal 120  3411 -980  3411 -3434))
      (outline (path signal 120  3451 3408  3451 980))
      (outline (path signal 120  3451 -980  3451 -3408))
      (outline (path signal 120  3491 3383  3491 -3383))
      (outline (path signal 120  3531 3356  3531 -3356))
      (outline (path signal 120  3571 3329  3571 -3329))
      (outline (path signal 120  3611 3301  3611 -3301))
      (outline (path signal 120  3651 3272  3651 -3272))
      (outline (path signal 120  3691 3243  3691 -3243))
      (outline (path signal 120  3731 3213  3731 -3213))
      (outline (path signal 120  3771 3182  3771 -3182))
      (outline (path signal 120  3811 3150  3811 -3150))
      (outline (path signal 120  3851 3118  3851 -3118))
      (outline (path signal 120  3891 3084  3891 -3084))
      (outline (path signal 120  3931 3050  3931 -3050))
      (outline (path signal 120  3971 3015  3971 -3015))
      (outline (path signal 120  4011 2979  4011 -2979))
      (outline (path signal 120  4051 2942  4051 -2942))
      (outline (path signal 120  4091 2904  4091 -2904))
      (outline (path signal 120  4131 2865  4131 -2865))
      (outline (path signal 120  4171 2824  4171 -2824))
      (outline (path signal 120  4211 2783  4211 -2783))
      (outline (path signal 120  4251 2740  4251 -2740))
      (outline (path signal 120  4291 2697  4291 -2697))
      (outline (path signal 120  4331 2652  4331 -2652))
      (outline (path signal 120  4371 2605  4371 -2605))
      (outline (path signal 120  4411 2557  4411 -2557))
      (outline (path signal 120  4451 2508  4451 -2508))
      (outline (path signal 120  4491 2457  4491 -2457))
      (outline (path signal 120  4531 2404  4531 -2404))
      (outline (path signal 120  4571 2349  4571 -2349))
      (outline (path signal 120  4611 2293  4611 -2293))
      (outline (path signal 120  4651 2234  4651 -2234))
      (outline (path signal 120  4691 2173  4691 -2173))
      (outline (path signal 120  4731 2109  4731 -2109))
      (outline (path signal 120  4771 2043  4771 -2043))
      (outline (path signal 120  4811 1974  4811 -1974))
      (outline (path signal 120  4851 1902  4851 -1902))
      (outline (path signal 120  4891 1826  4891 -1826))
      (outline (path signal 120  4931 1745  4931 -1745))
      (outline (path signal 120  4971 1660  4971 -1660))
      (outline (path signal 120  5011 1570  5011 -1570))
      (outline (path signal 120  5051 1473  5051 -1473))
      (outline (path signal 120  5091 1369  5091 -1369))
      (outline (path signal 120  5131 1254  5131 -1254))
      (outline (path signal 120  5171 1127  5171 -1127))
      (outline (path signal 120  5211 983  5211 -983))
      (outline (path signal 120  5251 814  5251 -814))
      (outline (path signal 120  5291 598  5291 -598))
      (outline (path signal 120  5331 246  5331 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -3100 4350  -3100 -4350))
      (outline (path signal 50  -3100 -4350  5600 -4350))
      (outline (path signal 50  5600 -4350  5600 4350))
      (outline (path signal 50  5600 4350  -3100 4350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1650_um
      (shape (circle F.Cu 1650))
      (shape (circle B.Cu 1650))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle F.Cu 2340))
      (shape (circle B.Cu 2340))
      (attach off)
    )
    (padstack Round[A]Pad_7000_um
      (shape (circle F.Cu 7000))
      (shape (circle B.Cu 7000))
      (attach off)
    )
    (padstack Round[A]Pad_800_um
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1750_um
      (shape (path F.Cu 1200  0 -275  0 275))
      (shape (path B.Cu 1200  0 -275  0 275))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1200x1750_250.95_um
      (shape (polygon F.Cu 0  393.578 872.139  435.831 860.817  475.476 842.33  511.309 817.24
            542.24 786.309  567.33 750.476  585.817 710.831  597.139 668.578
            600.951 625.001  600.951 -625.001  597.139 -668.578  585.817 -710.831
            567.33 -750.476  542.24 -786.309  511.309 -817.24  475.476 -842.33
            435.831 -860.817  393.578 -872.139  350.001 -875.951  -350.001 -875.951
            -393.578 -872.139  -435.831 -860.817  -475.476 -842.33  -511.309 -817.24
            -542.24 -786.309  -567.33 -750.476  -585.817 -710.831  -597.139 -668.578
            -600.951 -625.001  -600.951 625.001  -597.139 668.578  -585.817 710.831
            -567.33 750.476  -542.24 786.309  -511.309 817.24  -475.476 842.33
            -435.831 860.817  -393.578 872.139  -350.001 875.951  350.001 875.951
            393.578 872.139))
      (shape (polygon B.Cu 0  393.578 872.139  435.831 860.817  475.476 842.33  511.309 817.24
            542.24 786.309  567.33 750.476  585.817 710.831  597.139 668.578
            600.951 625.001  600.951 -625.001  597.139 -668.578  585.817 -710.831
            567.33 -750.476  542.24 -786.309  511.309 -817.24  475.476 -842.33
            435.831 -860.817  393.578 -872.139  350.001 -875.951  -350.001 -875.951
            -393.578 -872.139  -435.831 -860.817  -475.476 -842.33  -511.309 -817.24
            -542.24 -786.309  -567.33 -750.476  -585.817 -710.831  -597.139 -668.578
            -600.951 -625.001  -600.951 625.001  -597.139 668.578  -585.817 710.831
            -567.33 750.476  -542.24 786.309  -511.309 817.24  -475.476 842.33
            -435.831 860.817  -393.578 872.139  -350.001 875.951  350.001 875.951
            393.578 872.139))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1650x1650_um
      (shape (rect F.Cu -825 -825 825 825))
      (shape (rect B.Cu -825 -825 825 825))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /S13
      (pins MUXA4-5 ADD4.4-1)
    )
    (net "Net-(ADD4.4-Pad9)"
      (pins R10-2 ADD4.4-9)
    )
    (net /OFF13
      (pins J2-14 MUXA4-6 ADD4.4-2)
    )
    (net /S15
      (pins MUXA4-14 ADD4.4-10)
    )
    (net REL_SIGN
      (pins J6-2 J3-2 ADD4.3-3 ADD4.3-12 ADD4.3-5 ADD4.3-14 ADD4.4-3 ADD4.4-12 ADD4.4-5
        ADD4.4-14)
    )
    (net /OFF15
      (pins J2-16 MUXA4-13 ADD4.4-11)
    )
    (net /S12
      (pins MUXA4-2 ADD4.4-4)
    )
    (net /S14
      (pins MUXA4-11 ADD4.4-13)
    )
    (net /OFF12
      (pins J2-13 MUXA4-3 ADD4.4-6)
    )
    (net "Net-(ADD4.3-Pad9)"
      (pins ADD4.3-9 ADD4.4-7)
    )
    (net /OFF14
      (pins J2-15 MUXA4-10 ADD4.4-15)
    )
    (net +5V
      (pins J5-2 H6-1 H6-1@1 H6-1@2 H6-1@3 H6-1@4 H6-1@5 H6-1@6 H6-1@7 H6-1@8 H5-1
        H5-1@1 H5-1@2 H5-1@3 H5-1@4 H5-1@5 H5-1@6 H5-1@7 H5-1@8 C13-2 C12-2 C11-2
        C10-2 C9-2 C8-2 C7-1 C6-1 C5-1 C4-1 C2-2 C1-2 REG8.2-24 REG8.1-24 R6-1 MUXB2-16
        MUXB1-5 MUXB1-16 MUXA4-16 MUXA3-16 MUXA2-16 MUXA1-16 C_BOARD1-1 ADD4.2-16
        ADD4.1-16 ADD4.3-16 ADD4.4-16)
    )
    (net /S9
      (pins MUXA3-5 ADD4.3-1)
    )
    (net /OFF9
      (pins J2-10 MUXA3-6 ADD4.3-2)
    )
    (net /S11
      (pins MUXA3-14 ADD4.3-10)
    )
    (net /OFF11
      (pins J2-12 MUXA3-13 ADD4.3-11)
    )
    (net /S8
      (pins MUXA3-2 ADD4.3-4)
    )
    (net /S10
      (pins MUXA3-11 ADD4.3-13)
    )
    (net /OFF8
      (pins J2-9 MUXA3-3 ADD4.3-6)
    )
    (net "Net-(ADD4.2-Pad9)"
      (pins ADD4.2-9 ADD4.3-7)
    )
    (net /OFF10
      (pins J2-11 MUXA3-10 ADD4.3-15)
    )
    (net /S1
      (pins MUXA1-5 ADD4.1-1)
    )
    (net "Net-(ADD4.1-Pad9)"
      (pins ADD4.2-7 ADD4.1-9)
    )
    (net /OFF1
      (pins J2-2 MUXB1-6 MUXA1-6 ADD4.1-2)
    )
    (net /S3
      (pins MUXA1-14 ADD4.1-10)
    )
    (net /R1
      (pins MUXB1-7 ADD4.1-3)
    )
    (net /OFF3
      (pins J2-4 MUXB1-13 MUXA1-13 ADD4.1-11)
    )
    (net /S0
      (pins MUXA1-2 ADD4.1-4)
    )
    (net /R3
      (pins MUXB1-12 ADD4.1-12)
    )
    (net /R0
      (pins MUXB1-4 ADD4.1-5)
    )
    (net /S2
      (pins MUXA1-11 ADD4.1-13)
    )
    (net /OFF0
      (pins J2-1 MUXB1-3 MUXA1-3 ADD4.1-6)
    )
    (net /R2
      (pins MUXB1-9 ADD4.1-14)
    )
    (net /OFF2
      (pins J2-3 MUXB1-10 MUXA1-10 ADD4.1-15)
    )
    (net /S5
      (pins MUXA2-5 ADD4.2-1)
    )
    (net /OFF5
      (pins J2-6 MUXB2-6 MUXA2-6 ADD4.2-2)
    )
    (net /S7
      (pins MUXA2-14 ADD4.2-10)
    )
    (net /R5
      (pins MUXB2-7 ADD4.2-3)
    )
    (net /OFF7
      (pins J2-8 MUXB2-13 MUXA2-13 ADD4.2-11)
    )
    (net /S4
      (pins MUXA2-2 ADD4.2-4)
    )
    (net /R7
      (pins MUXB2-12 ADD4.2-12)
    )
    (net /R4
      (pins MUXB2-4 ADD4.2-5)
    )
    (net /S6
      (pins MUXA2-11 ADD4.2-13)
    )
    (net /OFF4
      (pins J2-5 MUXB2-3 MUXA2-3 ADD4.2-6)
    )
    (net /R6
      (pins MUXB2-9 ADD4.2-14)
    )
    (net /OFF6
      (pins J2-7 MUXB2-10 MUXA2-10 ADD4.2-15)
    )
    (net ~PC_CLR
      (pins C3-1 REG8.2-11 REG8.1-11 POT1-2)
    )
    (net /O0
      (pins J1-1 REG8.1-22)
    )
    (net /O1
      (pins J1-2 REG8.1-21)
    )
    (net /O2
      (pins J1-3 REG8.1-20)
    )
    (net /O3
      (pins J1-4 REG8.1-19)
    )
    (net /O4
      (pins J1-5 REG8.1-18)
    )
    (net /O5
      (pins J1-6 REG8.1-17)
    )
    (net /O6
      (pins J1-7 REG8.1-16)
    )
    (net /O7
      (pins J1-8 REG8.1-15)
    )
    (net /O8
      (pins J1-9 REG8.2-22)
    )
    (net /O9
      (pins J1-10 REG8.2-21)
    )
    (net /O10
      (pins J1-11 REG8.2-20)
    )
    (net /O11
      (pins J1-12 REG8.2-19)
    )
    (net /O12
      (pins J1-13 REG8.2-18)
    )
    (net /O13
      (pins J1-14 REG8.2-17)
    )
    (net /O14
      (pins J1-15 REG8.2-16)
    )
    (net /O15
      (pins J1-16 REG8.2-15)
    )
    (net JMP_IN
      (pins J6-1 R14-2 MUXB2-1 MUXB1-1 J3-1)
    )
    (net ~STALL
      (pins J6-3 REG8.2-14 REG8.1-14 R5-2 J3-3)
    )
    (net JMP_ABS
      (pins J6-4 R4-2 MUXA4-1 MUXA3-1 MUXA2-1 MUXA1-1 J3-4)
    )
    (net CLK
      (pins J4-1 REG8.2-13 REG8.1-13)
    )
    (net /N2
      (pins REG8.1-5 MUXA1-9)
    )
    (net /N0
      (pins REG8.1-3 MUXA1-4)
    )
    (net /N3
      (pins REG8.1-6 MUXA1-12)
    )
    (net /N1
      (pins REG8.1-4 MUXA1-7)
    )
    (net /N6
      (pins REG8.1-9 MUXA2-9)
    )
    (net /N4
      (pins REG8.1-7 MUXA2-4)
    )
    (net /N7
      (pins REG8.1-10 MUXA2-12)
    )
    (net /N5
      (pins REG8.1-8 MUXA2-7)
    )
    (net /N10
      (pins REG8.2-5 MUXA3-9)
    )
    (net /N8
      (pins REG8.2-3 MUXA3-4)
    )
    (net /N11
      (pins REG8.2-6 MUXA3-12)
    )
    (net /N9
      (pins REG8.2-4 MUXA3-7)
    )
    (net /N14
      (pins REG8.2-9 MUXA4-9)
    )
    (net /N12
      (pins REG8.2-7 MUXA4-4)
    )
    (net /N15
      (pins REG8.2-10 MUXA4-12)
    )
    (net /N13
      (pins REG8.2-8 MUXA4-7)
    )
    (net "Net-(POT1-Pad3)"
      (pins POT1-3)
    )
    (net "Net-(POT1-Pad1)"
      (pins R6-2 POT1-1)
    )
    (net GNDREF
      (pins J5-1 H8-1 H8-1@1 H8-1@2 H8-1@3 H8-1@4 H8-1@5 H8-1@6 H8-1@7 H8-1@8 H7-1
        H7-1@1 H7-1@2 H7-1@3 H7-1@4 H7-1@5 H7-1@6 H7-1@7 H7-1@8 C13-1 C12-1 C11-1
        C10-1 C9-1 C8-1 C7-2 C6-2 C5-2 C4-2 C3-2 C2-1 C1-1 REG8.2-1 REG8.2-2 REG8.2-23
        REG8.2-12 REG8.1-1 REG8.1-2 REG8.1-23 REG8.1-12 R14-1 R10-1 R5-1 R4-1 MUXB2-2
        MUXB2-11 MUXB2-5 MUXB2-14 MUXB2-15 MUXB2-8 MUXB1-2 MUXB1-11 MUXB1-14 MUXB1-15
        MUXB1-8 MUXA4-15 MUXA4-8 MUXA3-15 MUXA3-8 MUXA2-8 MUXA1-15 MUXA1-8 C_BOARD1-2
        ADD4.2-8 ADD4.1-7 ADD4.1-8 ADD4.3-8 ADD4.4-8)
    )
    (net "Net-(MUXA2-Pad15)"
      (pins MUXA2-15)
    )
    (net "Net-(J6-Pad6)"
      (pins J6-6)
    )
    (net "Net-(J6-Pad5)"
      (pins J6-5)
    )
    (class kicad_default "" /N0 /N1 /N10 /N11 /N12 /N13 /N14 /N15 /N2 /N3
      /N4 /N5 /N6 /N7 /N8 /N9 /O0 /O1 /O10 /O11 /O12 /O13 /O14 /O15 /O2 /O3
      /O4 /O5 /O6 /O7 /O8 /O9 /OFF0 /OFF1 /OFF10 /OFF11 /OFF12 /OFF13 /OFF14
      /OFF15 /OFF2 /OFF3 /OFF4 /OFF5 /OFF6 /OFF7 /OFF8 /OFF9 /R0 /R1 /R2 /R3
      /R4 /R5 /R6 /R7 /S0 /S1 /S10 /S11 /S12 /S13 /S14 /S15 /S2 /S3 /S4 /S5
      /S6 /S7 /S8 /S9 GNDREF JMP_ABS JMP_IN "Net-(ADD4.1-Pad9)" "Net-(ADD4.2-Pad9)"
      "Net-(ADD4.3-Pad9)" "Net-(ADD4.4-Pad9)" "Net-(J3-Pad5)" "Net-(J3-Pad6)"
      "Net-(J6-Pad5)" "Net-(J6-Pad6)" "Net-(MUXA2-Pad15)" "Net-(POT1-Pad1)"
      "Net-(POT1-Pad3)" REL_SIGN ~PC_CLR ~STALL
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 254)
        (clearance 200.1)
      )
    )
    (class "High speed" CLK
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 254)
        (clearance 300.1)
      )
    )
    (class Power +5V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 508)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
