vlib work
vlog -f source_file.txt
vsim -voptargs=+accs work.UART_TOP_MODULE_TB
add wave *
add wave -position insertpoint  \
sim:/UART_TOP_MODULE_TB/dut/uut0/current_state \
sim:/UART_TOP_MODULE_TB/dut/uut0/next_state
run -all