# Binary to BCD (by division)
Using Board Basys3
## HLS synthesis result
### Utilization Estimates
![](https://hackmd.io/_uploads/r17hrcihn.png)

### Timing
![](https://hackmd.io/_uploads/rknGD5j33.png)

## Verilog synthesis result
![](image.png)