
---------- Begin Simulation Statistics ----------
final_tick                               371595736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102022                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685736                       # Number of bytes of host memory used
host_op_rate                                   187899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   980.18                       # Real time elapsed on the host
host_tick_rate                              379109275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371596                       # Number of seconds simulated
sim_ticks                                371595736000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955772                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560997                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565670                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570380                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2734                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715957                       # CPI: cycles per instruction
system.cpu.discardedOps                          4307                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895243                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086488                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169159                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       154341067                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269110                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        371595736                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       217254669                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1311993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2634200                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1311801                       # Transaction distribution
system.membus.trans_dist::CleanEvict              180                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3944563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3944563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672791552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672791552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316291                       # Request fanout histogram
system.membus.respLayer1.occupancy        22795877250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23617088000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2627940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3950855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3951529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674093056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674190848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1312227                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335821056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2629556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2629258     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    298      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2629556                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13164032000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11853340992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2628000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1002                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  28                       # number of overall hits
system.l2.overall_hits::.cpu.data                1002                       # number of overall hits
system.l2.overall_hits::total                    1030                       # number of overall hits
system.l2.demand_misses::.cpu.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316035                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               264                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316035                       # number of overall misses
system.l2.overall_misses::total               1316299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164573315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164606156000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32841000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164573315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164606156000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1317037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1317329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1317037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1317329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.904110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999239                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.904110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999239                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 124397.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125052.384625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125052.253325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 124397.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125052.384625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125052.253325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1311801                       # number of writebacks
system.l2.writebacks::total                   1311801                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 138251970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138279531000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 138251970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138279531000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.904110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.904110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999212                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 104397.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105052.533117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105052.401787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 104397.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105052.533117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105052.401787                       # average overall mshr miss latency
system.l2.replacements                        1312227                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164552319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164552319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125051.444018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125051.444018                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 138234779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138234779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105051.444018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105051.444018                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.904110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 124397.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124397.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.904110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 104397.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104397.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.234421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.234421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 132886.075949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132886.075949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.222552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.222552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114606.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114606.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.586488                       # Cycle average of tags in use
system.l2.tags.total_refs                     2634140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001135                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.087364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.310777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4036.188346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22389507                       # Number of tag accesses
system.l2.tags.data_accesses                 22389507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336902912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336970496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335821056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335821056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1311801                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1311801                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            181875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         906638261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             906820136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       181875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           181875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      903726882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            903726882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      903726882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           181875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        906638261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1810547019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5247204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000332830750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7968987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5001943                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1311801                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5247204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327852                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144706770750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26325820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243428595750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27483.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46233.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4738937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4714785                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5247204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 257606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 257606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 262442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 258736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 258712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1058617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    635.535428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   505.871468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.539162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23343      2.21%      2.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18581      1.76%      3.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       427891     40.42%     44.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9468      0.89%     45.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52450      4.95%     50.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6971      0.66%     50.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42765      4.04%     54.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12377      1.17%     56.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       464771     43.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1058617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       263543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.978387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.905464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.329357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        263540    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.910181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.904510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.454880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1106      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.01%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9615      3.65%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.01%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           252759     95.91%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263542                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336970496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335819328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336970496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335821056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       906.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       903.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    906.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371595673000                       # Total gap between requests
system.mem_ctrls.avgGap                     141393.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336902912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335819328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 181875.068663328246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 906638261.317401051521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 903722232.162534832954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5247204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47880000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 243380715750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8816909067750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45340.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46233.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1680306.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3778666500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2008408875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18793479600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13692435840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29333079360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85585688100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70620604320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223812362595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.300675                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 179999240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12408240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 179188256000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3779873160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2009042640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799791360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13697802000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29333079360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85600488720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70608140640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223828217880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.343343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 179964315500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12408240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 179223180500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31734032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31734032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31734032                       # number of overall hits
system.cpu.icache.overall_hits::total        31734032                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          292                       # number of overall misses
system.cpu.icache.overall_misses::total           292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35094000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35094000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35094000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35094000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31734324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31734324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31734324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31734324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 120184.931507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 120184.931507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 120184.931507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 120184.931507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34510000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34510000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 118184.931507                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 118184.931507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 118184.931507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 118184.931507                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31734032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31734032                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35094000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35094000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31734324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31734324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 120184.931507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 120184.931507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 118184.931507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 118184.931507                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           180.654366                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31734324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          108679.191781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   180.654366                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63468940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63468940                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83748452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83748452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83748502                       # number of overall hits
system.cpu.dcache.overall_hits::total        83748502                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2632163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2632163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2632184                       # number of overall misses
system.cpu.dcache.overall_misses::total       2632184                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 351415927000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351415927000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 351415927000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351415927000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380686                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133508.421401                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133508.421401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133507.356249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133507.356249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1316139                       # number of writebacks
system.cpu.dcache.writebacks::total           1316139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1317027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1317027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1317037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1317037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168544357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168544357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168545804000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168545804000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127973.349825                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127973.349825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127973.476827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127973.476827                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52891.654466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52891.654466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49269.578313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49269.578313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 351379802000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 351379802000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133529.345463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133529.345463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168511642000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168511642000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128013.049592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128013.049592                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.295775                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.295775                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1447000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1447000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       144700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       144700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.912547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1317037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.588624                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.912547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174078545                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174078545                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371595736000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
