# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -dbg -e 100 -work u2l -2002  $dsn/src/fast_encoder.vhd $dsn/src/l2u.vhd $dsn/src/clk_module_01.vhd $dsn/src/uLaw_Encoder.vhd $dsn/src/ramp_gen.vhd $dsn/src/u2l.vhd $dsn/src/mulawdecoder.vhd $dsn/src/l2u_TB.bde
# DRC: Checking file 'd:\My_Designs\uLaw_Conversion\u2l\src\l2u_TB.bde'.
# DRC: l2u_TB.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating d:\My_Designs\uLaw_Conversion\u2l\compile\l2u_TB.vhd from d:\My_Designs\uLaw_Conversion\u2l\src\l2u_TB.bde ...
# Generation successful
# File: d:\My_Designs\uLaw_Conversion\u2l\src\fast_encoder.vhd
# Compile Entity "fast_encoder"
# Compile Architecture "fast_encoder" of Entity "fast_encoder"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\l2u.vhd
# Compile Entity "l2u"
# Compile Architecture "l2u" of Entity "l2u"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\clk_module_01.vhd
# Compile Entity "clk_module_01"
# Compile Architecture "clk_module_01" of Entity "clk_module_01"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\uLaw_Encoder.vhd
# Compile Entity "uLaw_encoder"
# Compile Architecture "RTL" of Entity "uLaw_Encoder"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\ramp_gen.vhd
# Compile Entity "ramp_gen"
# Compile Architecture "ramp_gen" of Entity "ramp_gen"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\u2l.vhd
# Compile Entity "u2l"
# Compile Architecture "u2l" of Entity "u2l"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\mulawdecoder.vhd
# Compile Entity "MuLawDecoder"
# Compile Architecture "RTL" of Entity "MuLawDecoder"
# File: .\..\compile\l2u_TB.vhd
# Compile Entity "l2u_TB"
# Compile Architecture "l2u_TB" of Entity "l2u_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work u2l -2002  $dsn/src/l2u_TB.bde
# File: .\..\compile\l2u_TB.vhd
# Compile Entity "l2u_TB"
# Compile Architecture "l2u_TB" of Entity "l2u_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -dbg -e 100 -work u2l -2002  $dsn/src/l2u_TB.bde
# File: .\..\compile\l2u_TB.vhd
# Compile Entity "l2u_TB"
# Compile Architecture "l2u_TB" of Entity "l2u_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -dbg -e 100 -work u2l -2002  $dsn/src/l2u_TB.bde
# DRC: Checking file 'd:\My_Designs\uLaw_Conversion\u2l\src\l2u_TB.bde'.
# DRC: l2u_TB.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating d:\My_Designs\uLaw_Conversion\u2l\compile\l2u_TB.vhd from d:\My_Designs\uLaw_Conversion\u2l\src\l2u_TB.bde ...
# Generation successful
# File: .\..\compile\l2u_TB.vhd
# Compile Entity "l2u_TB"
# Compile Architecture "l2u_TB" of Entity "l2u_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work u2l -2002  $dsn/src/fast_encoder.vhd $dsn/src/l2u.vhd $dsn/src/clk_module_01.vhd $dsn/src/uLaw_Encoder.vhd $dsn/src/ramp_gen.vhd $dsn/src/u2l.vhd $dsn/src/mulawdecoder.vhd $dsn/src/l2u_TB.bde
# File: d:\My_Designs\uLaw_Conversion\u2l\src\fast_encoder.vhd
# Compile Entity "fast_encoder"
# Compile Architecture "fast_encoder" of Entity "fast_encoder"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\l2u.vhd
# Compile Entity "l2u"
# Compile Architecture "l2u" of Entity "l2u"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\clk_module_01.vhd
# Compile Entity "clk_module_01"
# Compile Architecture "clk_module_01" of Entity "clk_module_01"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\uLaw_Encoder.vhd
# Compile Entity "uLaw_encoder"
# Compile Architecture "RTL" of Entity "uLaw_Encoder"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\ramp_gen.vhd
# Compile Entity "ramp_gen"
# Compile Architecture "ramp_gen" of Entity "ramp_gen"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\u2l.vhd
# Compile Entity "u2l"
# Compile Architecture "u2l" of Entity "u2l"
# File: d:\My_Designs\uLaw_Conversion\u2l\src\mulawdecoder.vhd