#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Mar 19 10:52:07 2018
# Process ID: 17548
# Current directory: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr
# Command line: vivado
# Log file: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivado.log
# Journal file: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 6215.402 ; gain = 258.211 ; free physical = 3311 ; free virtual = 38593
update_compile_order -fileset sources_1
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - mii_to_rmii_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- user.org:user:geralds_decimator:1.0 - geralds_decimator_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:geralds_fft:1.0 - geralds_fft_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- user.org:user:geralds_correlation_wrapper:1.0 - geralds_correlation_wrapper_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0/sclk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6315.641 ; gain = 41.621 ; free physical = 3198 ; free virtual = 38504
open_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.xpr
INFO: [Project 1-313] Project file moved from '/nfs/ug/homes-3/p/pavonero/vivaldo/ip_repo/ip_projects/geralds_fft' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconcat_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_floating_point_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconstant_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_multiply2_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconcat_1_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlconstant_0_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xfft_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_floating_point_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_multiply_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_multiply_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_util_vector_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_util_vector_logic_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_util_vector_logic_0_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_floating_point_1_0_synth_1' not found
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/nfs/ug/homes-1/t/tramblei/ECE532/ip_repo', nor could it be found using path '/nfs/ug/homes-3/p/pavonero/ECE532/ip_repo'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/nfs/ug/homes-1/t/old_ECE532/ip_repo', nor could it be found using path '/nfs/ug/homes-3/p/old_ECE532/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/nfs/ug/homes-1/t/tramblei/ECE532/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/nfs/ug/homes-1/t/old_ECE532/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_xfft_1_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_xfft_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlslice_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlslice_0_1' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_floating_point_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_multiply_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_multiply_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_multiply_1' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_multiply_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_forward_fft_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/ip/design_1_forward_fft_0/stats.txt'. Please regenerate to continue.
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xfft:9.0 - xfft_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - forward_fft
Adding cell -- xilinx.com:ip:xlslice:1.0 - imaginary
Adding cell -- xilinx.com:ip:xlslice:1.0 - real_part
Adding cell -- xilinx.com:ip:floating_point:7.1 - multiply
Adding cell -- xilinx.com:ip:floating_point:7.1 - multiply1
Adding cell -- xilinx.com:ip:floating_point:7.1 - add
Adding cell -- xilinx.com:ip:xlconstant:1.1 - forward_fft1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:floating_point:7.1 - flt_to_int
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:floating_point:7.1 - sqrtf
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXIS_DATA not found for clock port /aclk
CRITICAL WARNING: [BD 41-1287] Associated interface by name M_AXIS_STATUS not found for clock port /aclk
Successfully read diagram <design_1> from BD file </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.aresetn {true}] [get_bd_cells xfft_1]
endgroup
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells multiply]
endgroup
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells multiply1]
endgroup
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells add]
endgroup
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells floating_point_0]
endgroup
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells sqrtf]
endgroup
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells flt_to_int]
endgroup
connect_bd_net [get_bd_pins multiply/aresetn] [get_bd_pins multiply1/aresetn]
connect_bd_net [get_bd_pins multiply1/aresetn] [get_bd_pins floating_point_0/aresetn]
connect_bd_net [get_bd_pins sqrtf/aresetn] [get_bd_pins multiply/aresetn]
connect_bd_net [get_bd_pins flt_to_int/aresetn] [get_bd_pins multiply/aresetn]
connect_bd_net [get_bd_pins xfft_1/aresetn] [get_bd_pins multiply/aresetn]
disconnect_bd_net /Net [get_bd_pins multiply/aresetn]
startgroup
make_bd_pins_external  [get_bd_pins multiply/aresetn]
endgroup
connect_bd_net [get_bd_ports aresetn] [get_bd_pins multiply1/aresetn]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins add/aresetn]
validate_bd_design
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_1 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_1 transactions: 1024.  -TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_1 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_1 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_1 field count: 2.  -TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_1 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(32:0), chan_0_xn_im_0(64:32).  -TDATA sub-fields: data(32:0)
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_1 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_1 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_1 transactions: 1024.  -TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_1 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_1 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_1 field count: 2.  -TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_1 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(32:0), chan_0_xn_im_0(64:32).  -TDATA sub-fields: data(32:0)
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 C_A_Exponent_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_fft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block imaginary .
INFO: [BD 41-1029] Generation completed for the IP Integrator block real_part .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiply .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiply1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add .
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_fft1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block flt_to_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrtf .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
make_wrapper -files [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_xlconcat_0_0_synth_1 design_1_floating_point_0_1_synth_1 design_1_xlconstant_0_1_synth_1 design_1_multiply2_0_synth_1 design_1_xlconcat_1_1_synth_1 design_1_xlconstant_0_2_synth_1 design_1_xfft_1_0_synth_1 design_1_floating_point_0_0_synth_1 design_1_multiply_0_synth_1 design_1_multiply_1_synth_1 design_1_util_vector_logic_0_0_synth_1 design_1_util_vector_logic_0_1_synth_1 design_1_util_vector_logic_0_2_synth_1 design_1_floating_point_1_0_synth_1}
[Mon Mar 19 10:59:18 2018] Launched design_1_xlconcat_0_0_synth_1, design_1_floating_point_0_1_synth_1, design_1_xlconstant_0_1_synth_1, design_1_multiply2_0_synth_1, design_1_xlconcat_1_1_synth_1, design_1_xlconstant_0_2_synth_1, design_1_xfft_1_0_synth_1, design_1_floating_point_0_0_synth_1, design_1_multiply_0_synth_1, design_1_multiply_1_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_util_vector_logic_0_1_synth_1, design_1_util_vector_logic_0_2_synth_1, design_1_floating_point_1_0_synth_1...
Run output will be captured here:
design_1_xlconcat_0_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_floating_point_0_1_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_floating_point_0_1_synth_1/runme.log
design_1_xlconstant_0_1_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_xlconstant_0_1_synth_1/runme.log
design_1_multiply2_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_multiply2_0_synth_1/runme.log
design_1_xlconcat_1_1_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_xlconcat_1_1_synth_1/runme.log
design_1_xlconstant_0_2_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_xlconstant_0_2_synth_1/runme.log
design_1_xfft_1_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_xfft_1_0_synth_1/runme.log
design_1_floating_point_0_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_floating_point_0_0_synth_1/runme.log
design_1_multiply_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_multiply_0_synth_1/runme.log
design_1_multiply_1_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_multiply_1_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_util_vector_logic_0_1_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_util_vector_logic_0_1_synth_1/runme.log
design_1_util_vector_logic_0_2_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_util_vector_logic_0_2_synth_1/runme.log
design_1_floating_point_1_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/design_1_floating_point_1_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:05:53 2018...
run_program: Time (s): cpu = 00:01:56 ; elapsed = 00:01:34 . Memory (MB): peak = 6745.145 ; gain = 0.000 ; free physical = 4882 ; free virtual = 38072
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:03 ; elapsed = 00:01:39 . Memory (MB): peak = 6791.418 ; gain = 46.273 ; free physical = 4783 ; free virtual = 37987
run 100 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 6794.027 ; gain = 2.609 ; free physical = 4783 ; free virtual = 37995
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav
run_program: Time (s): cpu = 00:01:54 ; elapsed = 00:01:29 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4821 ; free virtual = 38029
INFO: [USF-XSim-69] 'elaborate' step finished in '89' seconds
launch_simulation: Time (s): cpu = 00:01:55 ; elapsed = 00:01:29 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4821 ; free virtual = 38029
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:02:10 ; elapsed = 00:01:32 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4783 ; free virtual = 37991
run 100 us
run: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:12 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4778 ; free virtual = 37990
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4817 ; free virtual = 38028
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4817 ; free virtual = 38028
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:16:03 2018...
run_program: Time (s): cpu = 00:01:54 ; elapsed = 00:01:33 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4825 ; free virtual = 38027
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:57 ; elapsed = 00:01:38 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4769 ; free virtual = 37980
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4769 ; free virtual = 37980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
ERROR: [VRFC 10-1412] syntax error near # [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:116]
ERROR: [VRFC 10-91] rest is not declared [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:117]
ERROR: [VRFC 10-1040] module fft_sim ignored due to previous errors [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:23]
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
ERROR: [VRFC 10-91] rest is not declared [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:117]
ERROR: [VRFC 10-1040] module fft_sim ignored due to previous errors [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:23]
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:20:31 2018...
run_program: Time (s): cpu = 00:01:56 ; elapsed = 00:01:28 . Memory (MB): peak = 6798.066 ; gain = 0.000 ; free physical = 4814 ; free virtual = 38015
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:58 ; elapsed = 00:01:32 . Memory (MB): peak = 6828.000 ; gain = 29.934 ; free physical = 4760 ; free virtual = 37967
run 100 us
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 10295 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 10295 ns
run 100 us
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10305 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/add/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10305 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/floating_point_0/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10305 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/flt_to_int/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10305 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/multiply/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10305 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/multiply1/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10305 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/sqrtf/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 10335 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 10335 ns
run 100 us
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10345 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/add/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10345 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/floating_point_0/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10345 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/flt_to_int/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10345 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/multiply/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10345 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/multiply1/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10345 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/sqrtf/U0/i_synth/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10355 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point/xfft_inst/real_to_bfp/fpo/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10355 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point/xfft_inst/imag_to_bfp/fpo/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10355 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point/xfft_inst/convert_real_to_fp/fpo/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 10355 ns  Iteration: 1  Process: /fft_sim/dut/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point/xfft_inst/convert_imag_to_fp/fpo/has_aresetn/check_reset  File: /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd
run: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:12 . Memory (MB): peak = 6828.012 ; gain = 0.000 ; free physical = 4765 ; free virtual = 37973
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2458] undeclared symbol m_data_valid, assumed default net type wire [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:24:39 2018...
run_program: Time (s): cpu = 00:01:54 ; elapsed = 00:01:28 . Memory (MB): peak = 6834.312 ; gain = 0.000 ; free physical = 4793 ; free virtual = 38009
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:01:32 . Memory (MB): peak = 6834.312 ; gain = 0.000 ; free physical = 4725 ; free virtual = 37947
run 100 us
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 6834.312 ; gain = 0.000 ; free physical = 4755 ; free virtual = 37959
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports fft_valid]
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
validate_bd_design -force
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 6942.012 ; gain = 79.055 ; free physical = 4667 ; free virtual = 37856
INFO: [Common 17-681] Processing pending cancel.
current_project geralds_fft
make_wrapper -files [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_1 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_1 transactions: 1024.  -TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_1 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_1 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_1 field count: 2.  -TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_1 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(32:0), chan_0_xn_im_0(64:32).  -TDATA sub-fields: data(32:0)
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_1 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_1 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_1 transactions: 1024.  -TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_1 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_1 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_1 field count: 2.  -TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_1 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(32:0), chan_0_xn_im_0(64:32).  -TDATA sub-fields: data(32:0)
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 C_A_Exponent_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_fft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block imaginary .
INFO: [BD 41-1029] Generation completed for the IP Integrator block real_part .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiply .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiply1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add .
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_fft1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block flt_to_int .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrtf .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:30:44 2018...
run_program: Time (s): cpu = 00:01:56 ; elapsed = 00:01:28 . Memory (MB): peak = 7035.254 ; gain = 0.000 ; free physical = 4654 ; free virtual = 37841
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:58 ; elapsed = 00:01:32 . Memory (MB): peak = 7047.766 ; gain = 12.512 ; free physical = 4590 ; free virtual = 37783
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 7061.375 ; gain = 3.352 ; free physical = 4578 ; free virtual = 37796
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav
run_program: Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 7061.375 ; gain = 0.000 ; free physical = 4628 ; free virtual = 37825
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
launch_simulation: Time (s): cpu = 00:01:54 ; elapsed = 00:01:28 . Memory (MB): peak = 7061.375 ; gain = 0.000 ; free physical = 4628 ; free virtual = 37825
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 7061.375 ; gain = 0.000 ; free physical = 4589 ; free virtual = 37787
run 100 us
run: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:13 . Memory (MB): peak = 7061.375 ; gain = 0.000 ; free physical = 4582 ; free virtual = 37784
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:35:58 2018...
run_program: Time (s): cpu = 00:01:54 ; elapsed = 00:01:28 . Memory (MB): peak = 7065.062 ; gain = 0.000 ; free physical = 4638 ; free virtual = 37826
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:01:31 . Memory (MB): peak = 7066.754 ; gain = 1.691 ; free physical = 4580 ; free virtual = 37777
run 100 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 7066.766 ; gain = 0.000 ; free physical = 4585 ; free virtual = 37779
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav
run_program: Time (s): cpu = 00:01:55 ; elapsed = 00:01:28 . Memory (MB): peak = 7066.766 ; gain = 0.000 ; free physical = 4626 ; free virtual = 37818
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
launch_simulation: Time (s): cpu = 00:01:55 ; elapsed = 00:01:28 . Memory (MB): peak = 7066.766 ; gain = 0.000 ; free physical = 4626 ; free virtual = 37818
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:02:26 ; elapsed = 00:01:32 . Memory (MB): peak = 7066.766 ; gain = 0.000 ; free physical = 4586 ; free virtual = 37777
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 7066.766 ; gain = 0.000 ; free physical = 4580 ; free virtual = 37777
launch_runs synth_1 -jobs 8
[Mon Mar 19 11:40:08 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:41:46 2018...
run_program: Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 7093.074 ; gain = 0.000 ; free physical = 4631 ; free virtual = 37816
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:01:31 . Memory (MB): peak = 7094.781 ; gain = 1.707 ; free physical = 4578 ; free virtual = 37771
run 100 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 7099.680 ; gain = 4.898 ; free physical = 4573 ; free virtual = 37772
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 7099.695 ; gain = 0.000 ; free physical = 4572 ; free virtual = 37773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
xvlog -m64 --relax -prj fft_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_forward_fft_0/sim/design_1_forward_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_forward_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_1/sim/design_1_xlconcat_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj fft_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_xfft_1_0/sim/design_1_xfft_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_0/sim/design_1_multiply_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply_1/sim/design_1_multiply_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_multiply2_0/sim/design_1_multiply2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_multiply2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_floating_point_1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 131ec82b44034c4bb3be980a2466ff01 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xil_defaultlib -L xlconstant_v1_1_3 -L xlslice_v1_0_1 -L xbip_dsp48_multadd_v3_0_3 -L floating_point_v7_1_4 -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_sim_behav xil_defaultlib.fft_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port M_AXIS_RESULT_tdata [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.srcs/sim_1/new/fft_sim.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling package ieee.std_logic_unsigned
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_viv_comp
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_12.pkg
Compiling package xfft_v9_0_12.xfft_v9_0_12_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_viv_comp
Compiling package floating_point_v7_0_13.flt_utils
Compiling package xfft_v9_0_12.quarter_sin_tw_table
Compiling package xfft_v9_0_12.quarter2_sin_tw_table
Compiling package floating_point_v7_0_13.vt2mutils
Compiling package floating_point_v7_0_13.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=11)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_1_arch of entity xil_defaultlib.design_1_multiply_1 [design_1_multiply_1_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply2_0_arch of entity xil_defaultlib.design_1_multiply2_0 [design_1_multiply2_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_forward_fft_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_multiply_0_arch of entity xil_defaultlib.design_1_multiply_0 [design_1_multiply_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_12.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_0_12.dist_mem [\dist_mem(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.pipe_blank [\pipe_blank(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay_s [\delay_s(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twos_comp [\twos_comp(c_data_width=8,c_has_...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=7,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=5,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=34,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.twgen_distmem [\twgen_distmem(theta_width=3,twi...]
Compiling architecture xilinx of entity xfft_v9_0_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=36,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1982]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1983]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1984]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_d [\xfft_v9_0_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_13.norm_zero_det [\norm_zero_det(data_width=13,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=38)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,length=3)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_13.shift_msb_first [\shift_msb_first(a_width=38,resu...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_0_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_0_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_13.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_13.floating_point_v7_0_13_viv [\floating_point_v7_0_13_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_12.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12_fp [\xfft_v9_0_12_fp(c_xdevicefamily...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_core [\xfft_v9_0_12_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_12.xfft_v9_0_12_viv [\xfft_v9_0_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_12.xfft_v9_0_12 [\xfft_v9_0_12(c_xdevicefamily="a...]
Compiling architecture design_1_xfft_1_0_arch of entity xil_defaultlib.design_1_xfft_1_0 [design_1_xfft_1_0_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fft_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav/xsim.dir/fft_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 11:44:36 2018...
run_program: Time (s): cpu = 00:01:55 ; elapsed = 00:01:28 . Memory (MB): peak = 7104.344 ; gain = 0.000 ; free physical = 4619 ; free virtual = 37812
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_fft/geralds_fft.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_sim_behav -key {Behavioral:sim_1:Functional:fft_sim} -tclbatch {fft_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source fft_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 7106.035 ; gain = 1.691 ; free physical = 4563 ; free virtual = 37761
run 100 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 7120.551 ; gain = 0.000 ; free physical = 4559 ; free virtual = 37766
run 40 us
run: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:08 . Memory (MB): peak = 7120.551 ; gain = 0.000 ; free physical = 4558 ; free virtual = 37765
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft/component.xml. It will be created.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] design_1_xfft_1_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4_ddr:part0:1.1'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_RESULT' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'event_missing' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'event_unexpected' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'aclk' as interface 'aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS_RESULT:event_missing:event_unexpected:s_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
ipx::unload_core /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/nfs/ug/homes-1/t/tramblei/ECE532/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/nfs/ug/homes-1/t/old_ECE532/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7220.789 ; gain = 100.152 ; free physical = 4451 ; free virtual = 37648
update_compile_order -fileset sources_1
set_property name geralds_fft [ipx::current_core]
set_property display_name geralds_fft [ipx::current_core]
set_property description {Takes a 1024 point magnitude FFT of the inputted data. Takes approximately 33us (@100MHz) to calculate the FFT and an extra 1024 cycles to start output. Reset must be low for at least 2 clock cycles.} [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:design_1_wrapper:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_fft'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:geralds_fft:1.0 [get_ips  design_1_geralds_fft_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_fft_0_0 from geralds_fft 1.0 to geralds_fft 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_geralds_fft_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'fft_valid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_geralds_fft_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_geralds_fft_0_0' has identified issues that may require user intervention. Please review the upgrade log '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_fft_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins geralds_fft_0/aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 7238.805 ; gain = 0.000 ; free physical = 4363 ; free virtual = 37701
report_ip_status -name ip_status 
open_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_div_gen_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_mult_gen_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_xlslice_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_c_shift_ram_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_util_vector_logic_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/stats.txt'. Please regenerate to continue.
update_compile_order -fileset sources_1
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - zero_constant
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_2
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - dp_out
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sqrts_ready
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sqrt_ready_dp_valid
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - dp_valid
Adding cell -- user.org:user:projection_correlation_calculator_v1_0:1.0 - projection_correlation_calculator_v1_0_0
Successfully read diagram <corr_wrapper> from BD file </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd>
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property description {Takes 2 FFTs as inputs through AXI streams and computes the angle between them in order to determine their similarity. Output is scaled from 0 to 255. The clock cycle after signal_t_last going high is identical to a reset on the signal's AXIS FIFO} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'signal_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_signal_fft_AXIS_TDATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'golden_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_golden_fft_AXIS_TDATA_WIDTH'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'signal_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_signal_fft_AXIS_TDATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'golden_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_golden_fft_AXIS_TDATA_WIDTH'.
set_property core_revision 30 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 12:06:02 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:10 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4197 ; free virtual = 37598
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4197 ; free virtual = 37598
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 12:10:34 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4190 ; free virtual = 37597
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4163 ; free virtual = 37580
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4169 ; free virtual = 37601
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4169 ; free virtual = 37601
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4155 ; free virtual = 37587
run 40 us
run 40 us
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4177 ; free virtual = 37599
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4177 ; free virtual = 37599
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4164 ; free virtual = 37585
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4160 ; free virtual = 37598
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4160 ; free virtual = 37598
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4146 ; free virtual = 37584
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper'.)
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project geralds_correlation_wrapper
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 12:21:05 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4115 ; free virtual = 37546
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4082 ; free virtual = 37519
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4099 ; free virtual = 37539
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4099 ; free virtual = 37539
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4081 ; free virtual = 37521
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/6e34/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4123 ; free virtual = 37541
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4123 ; free virtual = 37541
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7328.691 ; gain = 0.000 ; free physical = 4111 ; free virtual = 37529
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
ERROR: [Ipptcl 7-561] A project named 'projection_correlation_calculator_v1_0_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project projection_correlation_calculator_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 31 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ui/bd_2f8a69a0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 12:29:18 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 12:30:24 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4094 ; free virtual = 37512
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4072 ; free virtual = 37498
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4088 ; free virtual = 37514
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4088 ; free virtual = 37514
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4074 ; free virtual = 37500
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4095 ; free virtual = 37514
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4095 ; free virtual = 37514
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4081 ; free virtual = 37499
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/90ac/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4097 ; free virtual = 37513
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4097 ; free virtual = 37513
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 7332.000 ; gain = 0.000 ; free physical = 4083 ; free virtual = 37500
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 32 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 12:41:23 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 12:42:31 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4055 ; free virtual = 37471
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4027 ; free virtual = 37451
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4045 ; free virtual = 37466
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4045 ; free virtual = 37466
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4030 ; free virtual = 37452
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4040 ; free virtual = 37465
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4040 ; free virtual = 37465
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4025 ; free virtual = 37450
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 12:49:49 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 3995 ; free virtual = 37440
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 3990 ; free virtual = 37414
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4009 ; free virtual = 37431
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4009 ; free virtual = 37431
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 3995 ; free virtual = 37417
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 12:52:17 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4008 ; free virtual = 37432
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 3988 ; free virtual = 37417
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4002 ; free virtual = 37430
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4002 ; free virtual = 37430
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 3986 ; free virtual = 37414
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project geralds_correlation_wrapper
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4003 ; free virtual = 37426
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 4003 ; free virtual = 37426
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 7445.926 ; gain = 0.000 ; free physical = 3985 ; free virtual = 37412
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7446.008 ; gain = 0.000 ; free physical = 3989 ; free virtual = 37428
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7446.008 ; gain = 0.000 ; free physical = 3989 ; free virtual = 37428
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 7446.008 ; gain = 0.000 ; free physical = 3974 ; free virtual = 37413
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 13:03:47 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7451.812 ; gain = 0.000 ; free physical = 3970 ; free virtual = 37392
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 7453.504 ; gain = 1.691 ; free physical = 3948 ; free virtual = 37378
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 7453.516 ; gain = 0.000 ; free physical = 3960 ; free virtual = 37388
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 7453.516 ; gain = 0.000 ; free physical = 3960 ; free virtual = 37388
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 7453.516 ; gain = 0.000 ; free physical = 3947 ; free virtual = 37374
run 40 us
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 13:07:27 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 7459.816 ; gain = 0.000 ; free physical = 3938 ; free virtual = 37387
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 7461.508 ; gain = 1.691 ; free physical = 3917 ; free virtual = 37371
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7461.520 ; gain = 0.000 ; free physical = 3930 ; free virtual = 37384
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7461.520 ; gain = 0.000 ; free physical = 3930 ; free virtual = 37384
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 7461.520 ; gain = 0.000 ; free physical = 3917 ; free virtual = 37371
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
ERROR: [Ipptcl 7-561] A project named 'projection_correlation_calculator_v1_0_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project projection_correlation_calculator_v1_0_v1_0_project
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml. It will be created.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] corr_wrapper_div_gen_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4_ddr:part0:1.1'
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig2_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'correlation_val_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::unload_core /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7461.520 ; gain = 0.000 ; free physical = 3933 ; free virtual = 37355
update_compile_order -fileset sources_1
set_property name geralds_correlation_wrapper [ipx::current_core]
set_property display_name geralds_correlation_wrapper [ipx::current_core]
set_property description {Takes the cosine between two inputted FFTs. Normalizes the output to 8 bits. Synchrnoizes itself by setting its signal FIFO write pointer and resetting its reads when a TLAST is recevied from the signal.} [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:corr_wrapper_wrapper:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:geralds_correlation_wrapper:1.0 [get_ips  design_1_geralds_correlation_wrapper_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_correlation_wrapper_0_0 from geralds_correlation_wrapper 1.0 to geralds_correlation_wrapper 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0_upgraded_ipi/sclk(undef)
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_correlation_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {131072} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_BRAM_CNT {28.5}] [get_bd_cells system_ila_0]
endgroup
startgroup
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 7461.520 ; gain = 0.000 ; free physical = 3853 ; free virtual = 37216
regenerate_bd_layout
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 7496.035 ; gain = 34.516 ; free physical = 3655 ; free virtual = 37091
catch { config_ip_cache -export [get_ips -all design_1_geralds_fft_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_geralds_correlation_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_system_ila_0_0_synth_1 design_1_geralds_fft_0_0_synth_1 design_1_geralds_correlation_wrapper_0_0_synth_1}
[Mon Mar 19 13:18:00 2018] Launched design_1_system_ila_0_0_synth_1, design_1_geralds_fft_0_0_synth_1, design_1_geralds_correlation_wrapper_0_0_synth_1...
Run output will be captured here:
design_1_system_ila_0_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_geralds_fft_0_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_fft_0_0_synth_1/runme.log
design_1_geralds_correlation_wrapper_0_0_synth_1: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_correlation_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {32768} CONFIG.C_BRAM_CNT {7.5}] [get_bd_cells system_ila_0]
endgroup
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 7617.246 ; gain = 69.539 ; free physical = 3365 ; free virtual = 36969
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_system_ila_0_0_synth_1
[Mon Mar 19 13:23:08 2018] Launched design_1_system_ila_0_0_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_system_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 19 13:25:15 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1/runme.log
[Mon Mar 19 13:25:15 2018] Launched impl_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/runme.log
file copy -force /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.sysdef /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf

launch_sdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646034A
set_property PROGRAM.FILE {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Mar-19 13:52:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Mar-19 13:52:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd}
open_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_div_gen_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_mult_gen_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_xlslice_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_c_shift_ram_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_util_vector_logic_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/stats.txt'. Please regenerate to continue.
update_compile_order -fileset sources_1
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - zero_constant
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_2
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - dp_out
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sqrts_ready
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sqrt_ready_dp_valid
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - dp_valid
Adding cell -- user.org:user:projection_correlation_calculator_v1_0:1.0 - projection_correlation_calculator_v1_0_0
Successfully read diagram <corr_wrapper> from BD file </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd>
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project geralds_correlation_wrapper
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 14:09:34 2018...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8003.637 ; gain = 4.996 ; free physical = 1629 ; free virtual = 36028
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8054.469 ; gain = 55.828 ; free physical = 1598 ; free virtual = 36005
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/218e/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 8054.480 ; gain = 0.000 ; free physical = 1612 ; free virtual = 36014
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 8054.480 ; gain = 0.000 ; free physical = 1612 ; free virtual = 36014
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8054.480 ; gain = 0.000 ; free physical = 1603 ; free virtual = 36006
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
current_project projection_correlation_calculator_v1_0_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'signal_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_signal_fft_AXIS_TDATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'golden_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_golden_fft_AXIS_TDATA_WIDTH'.
set_property core_revision 33 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 8072.379 ; gain = 0.000 ; free physical = 1599 ; free virtual = 36000
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ui/bd_2f8a69a0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 14:17:01 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 14:18:21 2018...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8072.379 ; gain = 0.000 ; free physical = 1585 ; free virtual = 35989
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 8072.379 ; gain = 0.000 ; free physical = 1556 ; free virtual = 35967
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8072.379 ; gain = 0.000 ; free physical = 1569 ; free virtual = 35976
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8072.379 ; gain = 0.000 ; free physical = 1569 ; free virtual = 35976
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 8072.379 ; gain = 0.000 ; free physical = 1554 ; free virtual = 35961
run 40 us
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
current_project geralds_correlation_wrapper
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
upgrade_ip -vlnv user.org:user:geralds_correlation_wrapper:1.0 [get_ips  design_1_geralds_correlation_wrapper_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_correlation_wrapper_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_correlation_wrapper_0_0 from geralds_correlation_wrapper 1.0 to geralds_correlation_wrapper 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0_upgraded_ipi/sclk(undef)
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_correlation_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 8165.395 ; gain = 93.016 ; free physical = 1467 ; free virtual = 35812
catch { config_ip_cache -export [get_ips -all design_1_geralds_correlation_wrapper_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_geralds_correlation_wrapper_0_0, cache-ID = cad4b0ace3f1962a; cache size = 338.739 MB.
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 19 14:21:56 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1/runme.log
[Mon Mar 19 14:21:56 2018] Launched impl_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property location {10 3684 855} [get_bd_cells axi_dma_0]
save_bd_design
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file copy -force /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.sysdef /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf

launch_sdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd}
current_project geralds_correlation_wrapper
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v:124]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/9f78/src/projection_correlation_calculator_v1_0.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8224.816 ; gain = 0.000 ; free physical = 2918 ; free virtual = 35817
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8224.816 ; gain = 0.000 ; free physical = 2918 ; free virtual = 35817
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8224.816 ; gain = 0.000 ; free physical = 2896 ; free virtual = 35799
run 40 us
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
report_ip_status -name ip_status 
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
current_project geralds_correlation_wrapper
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project geralds_correlation_wrapper
current_project projection_correlation_calculator_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 34 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 14:52:16 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] corr_wrapper_div_gen_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4_ddr:part0:1.1'
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig2_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'correlation_val_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::unload_core /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8291.477 ; gain = 0.000 ; free physical = 2850 ; free virtual = 35749
update_compile_order -fileset sources_1
set_property name geralds_correlation_wrapper [ipx::current_core]
set_property display_name geralds_correlation_wrapper [ipx::current_core]
set_property description {Performs cosine correlation between 2 FFTs. Normalized to 8 bits.} [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:corr_wrapper_wrapper:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
current_project geralds_correlation_wrapper
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
upgrade_ip -vlnv user.org:user:geralds_correlation_wrapper:1.0 [get_ips  design_1_geralds_correlation_wrapper_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_correlation_wrapper_0_0 from geralds_correlation_wrapper 1.0 to geralds_correlation_wrapper 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0_upgraded_ipi/sclk(undef)
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_correlation_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 8373.148 ; gain = 81.672 ; free physical = 2786 ; free virtual = 35618
catch { config_ip_cache -export [get_ips -all design_1_geralds_correlation_wrapper_0_0] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_geralds_correlation_wrapper_0_0_synth_1
[Mon Mar 19 14:55:10 2018] Launched design_1_geralds_correlation_wrapper_0_0_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_correlation_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project geralds_correlation_wrapper
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 19 14:57:11 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1/runme.log
[Mon Mar 19 14:57:11 2018] Launched impl_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/runme.log
current_project projection_correlation_calculator_v1_0_v1_0_project
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
report_ip_status -name ip_status 
open_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_div_gen_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_mult_gen_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_xlslice_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_c_shift_ram_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'corr_wrapper_util_vector_logic_0_0' generated file not found '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/stats.txt'. Please regenerate to continue.
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - zero_constant
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_2
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - dp_out
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sqrts_ready
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sqrt_ready_dp_valid
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - dp_valid
Adding cell -- user.org:user:projection_correlation_calculator_v1_0:1.0 - projection_correlation_calculator_v1_0_0
Successfully read diagram <corr_wrapper> from BD file </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8451.734 ; gain = 0.000 ; free physical = 1060 ; free virtual = 33872
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property description {Takes 2 FFTs as inputs through AXI streams and computes the angle between them in order to determine their similarity. Output is scaled from 0 to 255. The clock cycle after signal_t_last going high is identical to a reset on the signal's AXIS FIFO. Does not use circular buffers.} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'signal_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_signal_fft_AXIS_TDATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'golden_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_golden_fft_AXIS_TDATA_WIDTH'.
set_property core_revision 35 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:geralds_correlation_wrapper:1.0 [get_ips  design_1_geralds_correlation_wrapper_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_correlation_wrapper_0_0 from geralds_correlation_wrapper 1.0 to geralds_correlation_wrapper 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0_upgraded_ipi/sclk(undef)
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_correlation_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 8708.492 ; gain = 0.000 ; free physical = 3521 ; free virtual = 35430
catch { config_ip_cache -export [get_ips -all design_1_geralds_correlation_wrapper_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_geralds_correlation_wrapper_0_0, cache-ID = b2d13a02447e9a17; cache size = 370.828 MB.
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project geralds_correlation_wrapper
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 15:47:23 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
report_ip_status -name ip_status 
current_project geralds_correlation_wrapper
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 36 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 15:49:14 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 15:50:11 2018...
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 8708.492 ; gain = 0.000 ; free physical = 3317 ; free virtual = 35290
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 8708.492 ; gain = 0.000 ; free physical = 3293 ; free virtual = 35273
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8708.492 ; gain = 0.000 ; free physical = 3311 ; free virtual = 35290
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8708.492 ; gain = 0.000 ; free physical = 3311 ; free virtual = 35290
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 8708.492 ; gain = 0.000 ; free physical = 3296 ; free virtual = 35275
run 40 us
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project geralds_correlation_wrapper
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/53a2/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8744.098 ; gain = 0.000 ; free physical = 3310 ; free virtual = 35294
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8744.098 ; gain = 0.000 ; free physical = 3311 ; free virtual = 35294
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8747.473 ; gain = 3.375 ; free physical = 3296 ; free virtual = 35279
run 40 us
current_project projection_correlation_calculator_v1_0_v1_0_project
current_project geralds_correlation_wrapper
current_project projection_correlation_calculator_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'signal_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_signal_fft_AXIS_TDATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'golden_fifo_read_data' has a dependency on the module local parameter or undefined parameter 'C_golden_fft_AXIS_TDATA_WIDTH'.
set_property core_revision 37 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 16:01:30 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/.nfs0000000001239c8b000005ee
WARNING: [Vivado 12-3661] Failed to remove file:/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/.nfs0000000001239c82000005ed
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 16:02:37 2018...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3292 ; free virtual = 35272
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3269 ; free virtual = 35255
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3285 ; free virtual = 35270
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3285 ; free virtual = 35270
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3271 ; free virtual = 35256
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/5d72/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3282 ; free virtual = 35273
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3282 ; free virtual = 35273
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3268 ; free virtual = 35259
run 40 us
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml. It will be created.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] corr_wrapper_div_gen_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4_ddr:part0:1.1'
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig2_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'correlation_val_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::unload_core /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8774.465 ; gain = 0.000 ; free physical = 3821 ; free virtual = 35811
update_compile_order -fileset sources_1
set_property name geralds_correlation_wrapper [ipx::current_core]
set_property display_name geralds_correlation_wrapper [ipx::current_core]
set_property description {Takes the cosine between two FFTs and normalizes it to 8 bits. Does not use circular buffers. TLAST is treated as a reset if it is inputted before the signal FFT is done being written.} [ipx::current_core]
current_project geralds_correlation_wrapper
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8797.816 ; gain = 21.008 ; free physical = 3816 ; free virtual = 35793
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 38 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
current_project geralds_correlation_wrapper
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper'.)
report_ip_status -name ip_status
current_project tmp_edit_project
current_project geralds_correlation_wrapper
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 16:11:03 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 16:12:10 2018...
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 8880.684 ; gain = 0.000 ; free physical = 3814 ; free virtual = 35794
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 8881.438 ; gain = 0.754 ; free physical = 3775 ; free virtual = 35762
run 40 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/fa10/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 8881.449 ; gain = 0.000 ; free physical = 3799 ; free virtual = 35787
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 8881.449 ; gain = 0.000 ; free physical = 3799 ; free virtual = 35787
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8881.449 ; gain = 0.000 ; free physical = 3785 ; free virtual = 35773
run 40 us
current_project tmp_edit_project
close_project
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd}
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] corr_wrapper_div_gen_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4_ddr:part0:1.1'
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig1_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sig2_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'correlation_val_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::unload_core /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation_wrapper'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8881.449 ; gain = 0.000 ; free physical = 3771 ; free virtual = 35750
update_compile_order -fileset sources_1
set_property description {Takes the cosine between two FFTs and normalizes it to 8 bits. Does not use circular buffers. TLAST is treated as a reset if it is inputted before the signal FFT is done being written.} [ipx::current_core]
set_property name geralds_correlation_wrapper [ipx::current_core]
set_property display_name geralds_correlation_wrapper [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:corr_wrapper_wrapper:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
report_ip_status -name ip_status 
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:geralds_correlation_wrapper:1.0 [get_ips  design_1_geralds_correlation_wrapper_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_correlation_wrapper_0_0 from geralds_correlation_wrapper 1.0 to geralds_correlation_wrapper 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0_upgraded_ipi/sclk(undef)
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_correlation_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8881.449 ; gain = 0.000 ; free physical = 3855 ; free virtual = 35746
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 8951.023 ; gain = 69.574 ; free physical = 3734 ; free virtual = 35649
catch { config_ip_cache -export [get_ips -all design_1_geralds_correlation_wrapper_0_0] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_geralds_correlation_wrapper_0_0_synth_1
[Mon Mar 19 16:15:47 2018] Launched design_1_geralds_correlation_wrapper_0_0_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_correlation_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 19 16:17:42 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1/runme.log
[Mon Mar 19 16:17:42 2018] Launched impl_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/runme.log
file copy -force /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.sysdef /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf

launch_sdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project geralds_correlation_wrapper
report_ip_status -name ip_status 
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
current_project geralds_correlation_wrapper
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
current_project geralds_correlation_wrapper
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
open_bd_design {/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd}
current_project projection_correlation_calculator_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 39 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
current_project geralds_correlation_wrapper
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
upgrade_ip -vlnv user.org:user:geralds_correlation_wrapper:1.0 [get_ips  design_1_geralds_correlation_wrapper_0_0] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_correlation_wrapper_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_geralds_correlation_wrapper_0_0 from geralds_correlation_wrapper 1.0 to geralds_correlation_wrapper 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /geralds_correlation_wrapper_0_upgraded_ipi/sclk(undef)
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_geralds_correlation_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_decimator_0/signal_out is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig1_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/sig2_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /geralds_correlation_wrapper_0/correlation_val_axi is not associated to any clock pin. It may not work correctly.
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9104.840 ; gain = 0.000 ; free physical = 2779 ; free virtual = 34664
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x87FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/geralds_decimator_0/signal_in_tlast

Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_decimator_0/signal_in_tdata'(32) to net 'xadc_wiz_0_m_axis_tdata'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_fft_0/s_axis_data'(12) to net 'geralds_decimator_0_signal_out_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/geralds_correlation_wrapper_0/sig1_axis_tdata'(16) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_decimator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_fft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block geralds_correlation_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 9119.039 ; gain = 14.199 ; free physical = 2634 ; free virtual = 34543
catch { config_ip_cache -export [get_ips -all design_1_geralds_correlation_wrapper_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_geralds_correlation_wrapper_0_0, cache-ID = 8364113692153403; cache size = 402.771 MB.
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 19 16:55:03 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/synth_1/runme.log
[Mon Mar 19 16:55:03 2018] Launched impl_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/runme.log
current_project geralds_correlation_wrapper
ipx::edit_ip_in_project -upgrade true -name projection_correlation_calculator_v1_0_v1_0_project -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project vivaldo_fresh_eth_xadc_fft_dma_corr
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
report_ip_status -name ip_status
file copy -force /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/impl_1/design_1_wrapper.sysdef /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf

launch_sdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk -hwspec /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292646034A
current_project projection_correlation_calculator_v1_0_v1_0_project
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'projection_correlation_calculator_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project/projection_correlation_calculator_v1_0_v1_0_project.sim/sim_1/behav'
xvlog -m64 --relax -prj projection_correlation_calculator_v1_0_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project/projection_correlation_calculator_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project/projection_correlation_calculator_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto b2601aefdb65457bb59f1eb91cdf7aa6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot projection_correlation_calculator_v1_0_behav xil_defaultlib.projection_correlation_calculator_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/geralds_correlation/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.glbl
Built simulation snapshot projection_correlation_calculator_v1_0_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project/projection_correlation_calculator_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/projection_correlation_calculator_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 17:29:22 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.tmp/projection_correlation_calculator_v1_0_v1_0_project/projection_correlation_calculator_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "projection_correlation_calculator_v1_0_behav -key {Behavioral:sim_1:Functional:projection_correlation_calculator_v1_0} -tclbatch {projection_correlation_calculator_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source projection_correlation_calculator_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'projection_correlation_calculator_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 40 us
current_project geralds_correlation_wrapper
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated corr_wrapper_projection_correlation_calculator_v1_0_0_1 to use current project options
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper'.)
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 17:30:47 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:projection_correlation_calculator_v1_0:1.0 [get_ips  corr_wrapper_projection_correlation_calculator_v1_0_0_1] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded corr_wrapper_projection_correlation_calculator_v1_0_0_1 from geralds_correlator 1.0 to geralds_correlator 1.0
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips corr_wrapper_projection_correlation_calculator_v1_0_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_out Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_2 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_2 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_3 Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_3 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /dp_valid Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd> 
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.v
Verilog Output written to : /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block projection_correlation_calculator_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrts_ready .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sqrt_ready_dp_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_valid .
Exporting to file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper.hwh
Generated Block Design Tcl file /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hw_handoff/corr_wrapper_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper.hwdef
catch { config_ip_cache -export [get_ips -all corr_wrapper_projection_correlation_calculator_v1_0_0_1] }
export_ip_user_files -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd]
launch_runs -jobs 8 corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1
[Mon Mar 19 17:32:29 2018] Launched corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1...
Run output will be captured here: /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.runs/corr_wrapper_projection_correlation_calculator_v1_0_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/corr_wrapper.bd] -directory /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files -ipstatic_source_dir /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/questa} {ies=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'corr_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
xvlog -m64 --relax -prj corr_wrapper_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/ff0f/src/projection_correlation_calculator_v1_0_correlation_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_correlation_out_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/ff0f/src/projection_correlation_calculator_v1_0_golden_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_golden_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/ff0f/src/projection_correlation_calculator_v1_0_signal_fft_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0_signal_fft_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/ff0f/src/projection_correlation_calculator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module projection_correlation_calculator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_projection_correlation_calculator_v1_0_0_1/sim/corr_wrapper_projection_correlation_calculator_v1_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_projection_correlation_calculator_v1_0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlslice_0_0/sim/corr_wrapper_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_0_0/sim/corr_wrapper_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/hdl/corr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconcat_0_0/sim/corr_wrapper_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_xlconstant_0_0/sim/corr_wrapper_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_1_0/sim/corr_wrapper_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_0/sim/corr_wrapper_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_util_vector_logic_2_1/sim/corr_wrapper_util_vector_logic_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_util_vector_logic_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sources_1/bd/corr_wrapper/hdl/corr_wrapper_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.srcs/sim_1/new/corr_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corr_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj corr_wrapper_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_div_gen_0_0/sim/corr_wrapper_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_mult_gen_0_0/sim/corr_wrapper_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_0_0/sim/corr_wrapper_c_shift_ram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_0_2/sim/corr_wrapper_cordic_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_cordic_2_0/sim/corr_wrapper_cordic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_cordic_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_1_0/sim/corr_wrapper_c_shift_ram_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ip/corr_wrapper_c_shift_ram_2_1/sim/corr_wrapper_c_shift_ram_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity corr_wrapper_c_shift_ram_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 38bde6f7e743475594641e367bbdfa7a --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L xlslice_v1_0_1 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L cordic_v6_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot corr_wrapper_tb_behav xil_defaultlib.corr_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/ff0f/src/projection_correlation_calculator_v1_0.v:122]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port fifo_read_data [/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.ip_user_files/bd/corr_wrapper/ipshared/ff0f/src/projection_correlation_calculator_v1_0.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_0_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_0_0 [corr_wrapper_c_shift_ram_0_0_def...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=12,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture corr_wrapper_cordic_0_2_arch of entity xil_defaultlib.corr_wrapper_cordic_0_2 [corr_wrapper_cordic_0_2_default]
Compiling architecture corr_wrapper_cordic_2_0_arch of entity xil_defaultlib.corr_wrapper_cordic_2_0 [corr_wrapper_cordic_2_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture corr_wrapper_div_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_div_gen_0_0 [corr_wrapper_div_gen_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=48...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_1_0_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_1_0 [corr_wrapper_c_shift_ram_1_0_def...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture corr_wrapper_c_shift_ram_2_1_arch of entity xil_defaultlib.corr_wrapper_c_shift_ram_2_1 [corr_wrapper_c_shift_ram_2_1_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture corr_wrapper_mult_gen_0_0_arch of entity xil_defaultlib.corr_wrapper_mult_gen_0_0 [corr_wrapper_mult_gen_0_0_defaul...]
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.projection_correlation_calculato...
Compiling module xil_defaultlib.corr_wrapper_projection_correlat...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_2...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_0...
Compiling module xil_defaultlib.corr_wrapper_util_vector_logic_1...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.corr_wrapper_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.corr_wrapper_xlslice_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.corr_wrapper_xlconstant_0_0
Compiling module xil_defaultlib.corr_wrapper
Compiling module xil_defaultlib.corr_wrapper_wrapper
Compiling module xil_defaultlib.corr_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot corr_wrapper_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav/xsim.dir/corr_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 19 17:33:57 2018...
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 9359.070 ; gain = 0.000 ; free physical = 4127 ; free virtual = 35046
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-1/t/tramblei/vivaldo/ip_repo/ip_projects/geralds_correlation_wrapper/geralds_correlation_wrapper.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "corr_wrapper_tb_behav -key {Behavioral:sim_1:Functional:corr_wrapper_tb} -tclbatch {corr_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source corr_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'corr_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 9359.070 ; gain = 0.000 ; free physical = 4088 ; free virtual = 35015
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
run 40 us
current_project projection_correlation_calculator_v1_0_v1_0_project
current_sim simulation_22
current_project geralds_correlation_wrapper
current_sim simulation_23
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
current_project projection_correlation_calculator_v1_0_v1_0_project
current_sim simulation_22
current_project geralds_correlation_wrapper
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 18:02:05 2018...
