
---------- Begin Simulation Statistics ----------
final_tick                                45195167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675128                       # Number of bytes of host memory used
host_op_rate                                   143230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1315.21                       # Real time elapsed on the host
host_tick_rate                               34363588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045195                       # Number of seconds simulated
sim_ticks                                 45195167000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 126023764                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 62074055                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.903903                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.903903                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6016151                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3434287                       # number of floating regfile writes
system.cpu.idleCycles                          104046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1737847                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23540599                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.328444                       # Inst execution rate
system.cpu.iew.exec_refs                     42259638                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16938314                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7395132                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              26546867                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             78462                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18081435                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           222856171                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              25321324                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3326808                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210468872                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  68742                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4062518                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1326755                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4142927                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           2172                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1404108                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         333739                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 233275411                       # num instructions consuming a value
system.cpu.iew.wb_count                     209453835                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624358                       # average fanout of values written-back
system.cpu.iew.wb_producers                 145647400                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.317215                       # insts written-back per cycle
system.cpu.iew.wb_sent                      210061025                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                318467498                       # number of integer regfile reads
system.cpu.int_regfile_writes               166705257                       # number of integer regfile writes
system.cpu.ipc                               1.106313                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.106313                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2117480      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             164010595     76.71%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               774695      0.36%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                810569      0.38%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              582510      0.27%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  484      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               240504      0.11%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               436039      0.20%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1278108      0.60%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                347      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24787806     11.59%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15538600      7.27%     98.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1282282      0.60%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1935608      0.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              213795685                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 6216806                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            12296094                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5578997                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9399484                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3462114                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016194                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2949758     85.20%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  10069      0.29%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 255391      7.38%     92.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 83231      2.40%     95.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3760      0.11%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           159877      4.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              208923513                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          509312504                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    203874838                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         247936701                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  222856013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 213795685                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        34478780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            268830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     41179172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      90286289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.367975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.483403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36332914     40.24%     40.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6496428      7.20%     47.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8679243      9.61%     57.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8981340      9.95%     67.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9156516     10.14%     77.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6578903      7.29%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7666363      8.49%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3678662      4.07%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2715920      3.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        90286289                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.365249                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            659752                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           175704                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             26546867                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18081435                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                89842224                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         90390335                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           32200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          957                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809782                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            885                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                27701239                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22450975                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1368713                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11994536                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9952239                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.973105                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1349190                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          666624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             491450                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           175174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          405                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        34446013                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1322328                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     85295935                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.208515                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.754707                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        38164092     44.74%     44.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        11124472     13.04%     57.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5023695      5.89%     63.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9429172     11.05%     74.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3556505      4.17%     78.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3484520      4.09%     82.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3455168      4.05%     87.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1928138      2.26%     89.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9130173     10.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     85295935                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9130173                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     36678756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36678756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36678756                       # number of overall hits
system.cpu.dcache.overall_hits::total        36678756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       330050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         330050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       330050                       # number of overall misses
system.cpu.dcache.overall_misses::total        330050                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21569624491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21569624491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21569624491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21569624491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37008806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37008806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37008806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37008806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65352.596549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65352.596549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65352.596549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65352.596549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23755                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               882                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.933107                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243188                       # number of writebacks
system.cpu.dcache.writebacks::total            243188                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259521                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18330092491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18330092491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18330092491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18330092491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007012                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70630.478809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70630.478809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70630.478809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70630.478809                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258991                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21285459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21285459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       145761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        145761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7362540500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7362540500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50511.045479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50511.045479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        64830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        64830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4434293500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4434293500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54791.038045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54791.038045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15393297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15393297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       184289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14207083991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14207083991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77091.329331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77091.329331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       178590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       178590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13895798991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13895798991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77808.382278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77808.382278                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.679445                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36938312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.342524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.679445                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          74277115                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         74277115                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 22946225                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              28537986                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  35363028                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2112295                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1326755                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9586987                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                113720                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              235558752                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                573138                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    25342484                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16938319                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23750                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109840                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           23800633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      130967825                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    27701239                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11792879                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      64136469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2879226                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                66553                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        842980                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19917174                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                485981                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           90286289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.735938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.437377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 49564827     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1644089      1.82%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  4405341      4.88%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3520664      3.90%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2184344      2.42%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2506420      2.78%     70.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2434192      2.70%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2084968      2.31%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 21941444     24.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             90286289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.306462                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.448914                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19722664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19722664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19722664                       # number of overall hits
system.cpu.icache.overall_hits::total        19722664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       194509                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         194509                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       194509                       # number of overall misses
system.cpu.icache.overall_misses::total        194509                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2337147000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2337147000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2337147000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2337147000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19917173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19917173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19917173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19917173                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009766                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009766                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12015.623956                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12015.623956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12015.623956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12015.623956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          400                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145374                       # number of writebacks
system.cpu.icache.writebacks::total            145374                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        48613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        48613                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        48613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        48613                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145896                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145896                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145896                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1833715500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1833715500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1833715500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1833715500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007325                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007325                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007325                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007325                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12568.648215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12568.648215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12568.648215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12568.648215                       # average overall mshr miss latency
system.cpu.icache.replacements                 145374                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19722664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19722664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       194509                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        194509                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2337147000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2337147000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19917173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19917173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12015.623956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12015.623956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        48613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        48613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1833715500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1833715500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12568.648215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12568.648215                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.784180                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19868560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145896                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            136.183034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.784180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39980242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39980242                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    20078020                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        160979                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3862324                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4087605                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2908                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2172                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2503849                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    494                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  45195167000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1326755                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24150474                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12495361                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2459                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36227794                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16083446                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              231291562                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 47798                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 578121                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    636                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15325344                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           255759220                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   603253583                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                354322755                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   8137607                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 47426427                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      50                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9220693                       # count of insts added to the skid buffer
system.cpu.rob.reads                        298946140                       # The number of ROB reads
system.cpu.rob.writes                       450654076                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50340                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194855                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144515                       # number of overall hits
system.l2.overall_hits::.cpu.data               50340                       # number of overall hits
system.l2.overall_hits::total                  194855                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209163                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210526                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1363                       # number of overall misses
system.l2.overall_misses::.cpu.data            209163                       # number of overall misses
system.l2.overall_misses::total                210526                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17399707500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17493917500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94210000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17399707500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17493917500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           259503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          259503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.806014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519329                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.806014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519329                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69119.589142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83187.310853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83096.232769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69119.589142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83187.310853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83096.232769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198752                       # number of writebacks
system.l2.writebacks::total                    198752                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80281500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15272351250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15352632750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80281500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15272351250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15352632750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.806014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.806014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519329                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58900.586941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73016.505070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72925.114950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58900.586941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73016.505070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72925.114950                       # average overall mshr miss latency
system.l2.replacements                         202650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243188                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243188                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145374                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145374                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             19846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19846                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          158754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158754                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13412071500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13412071500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        178600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            178600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.888880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84483.361049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84483.361049                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       158754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11797832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11797832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.888880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74315.179460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74315.179460                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69119.589142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69119.589142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80281500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80281500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58900.586941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58900.586941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        50409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3987636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3987636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.623079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.623079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79105.635898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79105.635898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3474519250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3474519250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.623079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.623079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68926.565693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68926.565693                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.714134                       # Cycle average of tags in use
system.l2.tags.total_refs                      809642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210842                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.840041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.371540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.574149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8074.768445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6688354                       # Number of tag accesses
system.l2.tags.data_accesses                  6688354                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000754506500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11871                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11871                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611969                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210526                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.732794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.854687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.179248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11866     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.704979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.111111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7993     67.33%     67.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      0.76%     68.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2818     23.74%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              820      6.91%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              148      1.25%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11871                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13473664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    298.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    281.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   45194875500                       # Total gap between requests
system.mem_ctrls.avgGap                     110425.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13385984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1930117.881852278486                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 296181757.664486527443                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 281409204.661197483540                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1363                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209163                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35302500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8369976750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1079751139500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25900.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40016.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5432655.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13386432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13473664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1363                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209163                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1930118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    296191670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        298121788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1930118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1930118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    281448855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       281448855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    281448855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1930118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    296191670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       579570643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210519                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198724                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4458048000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052595000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8405279250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21176.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39926.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77239                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91211                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            36.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       240788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   108.772995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.552335                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   109.992950                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       174946     72.66%     72.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45151     18.75%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9622      4.00%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5203      2.16%     97.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3470      1.44%     99.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1336      0.55%     99.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          585      0.24%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          259      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       240788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13473216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718336                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              298.111876                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              281.409205                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       861526680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       457900905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751620660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518252040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3567370560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19355125200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1055891520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   26567687565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   587.843553                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2581501750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1509040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  41104625250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       857735340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       455889555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751485000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519087240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3567370560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19320946860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1084673280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26557187835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.611234                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2655683250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1509040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  41030443750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198752                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3056                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            158754                       # Transaction distribution
system.membus.trans_dist::ReadExResp           158754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622866                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622866                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622866                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26193792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26193792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26193792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210532                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301837000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263157500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            226799                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           178600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          178600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437148                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       778033                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1215181                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18640128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32172224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50812352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202668                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12721280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           608067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606221     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1819      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             608067                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  45195167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          793453000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218852483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         389264997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
