<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8al/STM8AL.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_9237b3ae029121a71aaaa0fd3cb80289.html">stm8al</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">STM8AL.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_t_m8_a_l_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** \addtogroup STM8AL</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  @{</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  STM8AF_STM8S.h - Register Declarations for STMAF and STM8S families</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Copyright (C) 2019, Georg Icking-Konert</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  (at your option) any later version.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  GNU General Public License for more details.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  along with this program. If not, see &lt;https://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  As a special exception, if you link this library with other files</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  to produce an executable, this library does not by itself cause the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  resulting executable to be covered by the GNU General Public License.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  This exception does not however invalidate any other reasons why the</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  executable file might be covered by the GNU General Public License.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    MODULE DEFINITION FOR MULTIPLE INCLUSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef STM8AF_STM8S_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define STM8AF_STM8S_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Check the used compiler */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(__CSMC__)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define _COSMIC_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#elif defined(__RCST7__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define _RAISONANCE_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#elif defined(__ICCSTM8__)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define _IAR_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(__SDCC)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define _SDCC_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_MINOR * 100 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_PATCH)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #error in &#39;STM8AF_STM8S.h&#39;: compiler not supported</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    MEMORY WIDTH</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// if memory sizes [B] are not given, assume smallest available in family</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !defined(STM8_PFLASH_SIZE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #warning undefined STM8_PFLASH_SIZE, assume minimum</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae434ded5dc5380cb8376cae09b4c50c5">   60</a></span>&#160;<span class="preprocessor">  #define STM8_PFLASH_SIZE      2*1024        </span><span class="comment">///&lt; size of program flash [B]</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(STM8_RAM_SIZE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #warning undefined STM8_RAM_SIZE, assume minimum</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4cef0ed61357dad5110c8f4e1a71fc75">   64</a></span>&#160;<span class="preprocessor">  #define STM8_RAM_SIZE         1*1024        </span><span class="comment">///&lt; size of RAM [B]</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(STM8_EEPROM_SIZE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #warning undefined STM8_EEPROM_SIZE, assume minimum</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa4c6ddd97edd039f03f5dd7184179846">   68</a></span>&#160;<span class="preprocessor">  #define STM8_EEPROM_SIZE      128           </span><span class="comment">///&lt; size of data EEPROM [B]</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// memory start / end addresses</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa4311d8e88619f08acaa5b8b556487cf">   72</a></span>&#160;<span class="preprocessor">#define STM8_PFLASH_START       0x8000        </span><span class="comment">///&lt; first address in program flash</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5590f8d60881132116ba80404493d5b8">   73</a></span>&#160;<span class="comment"></span>#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  <span class="comment">///&lt; last address in program flash</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cd3410d769c6cdceddc07de03d90481">   74</a></span>&#160;<span class="comment"></span>#define STM8_RAM_START          0x0000        <span class="comment">///&lt; first address in RAM</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga183be28d601434fa87e13b03b8f062a3">   75</a></span>&#160;<span class="comment"></span>#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        <span class="comment">///&lt; last address in RAM</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga84b778a23f09a07361e2f95160db6f7f">   76</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_START       0x4000        <span class="comment">///&lt; first address in EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga30a13026c4f9ac4f6002961283890245">   77</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_END         (STM8_EEPROM_START + STM8_EEPROM_SIZE - 1)  <span class="comment">///&lt; last address in EEPROM</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// address space width (&gt;32kB flash exceeds 16bit, as flash starts at 0x8000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if (STM8_PFLASH_END &lt;= 0xFFFF)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab69180e63aeb3ba766d253dac3665dd7">   81</a></span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       16            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga20f1e303fb20029fec7158f951171d0d">   82</a></span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint16_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>#else</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       32            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint32_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    COMPILER SPECIFIC SETTINGS</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Cosmic compiler</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(_COSMIC_)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define NOP()                  _asm(&quot;nop&quot;)                          </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _asm(&quot;sim&quot;)                          <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _asm(&quot;rim&quot;)                          <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _asm(&quot;trap&quot;)                         <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _asm(&quot;wfi&quot;)                          <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _asm(&quot;halt&quot;)                         <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Raisonance Compiler</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#elif defined(_RAISONANCE_)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #include &lt;intrins.h&gt;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define NOP()                  _nop_()                              </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _sim_()                              <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _rim_()                              <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _trap_()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _wfi_()                              <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _halt_()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// IAR Compiler</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#elif defined(_IAR_)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define NOP()                  __no_operation()                     </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __disable_interrupt()                <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __trap()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __halt()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned char                        </span><span class="comment">///&lt; data type in bit structs (deviating from C90 standard)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SDCC compiler</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac71ae9e2636f338ab99462fee142ff8a">  160</a></span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  #if SDCC_VERSION &gt;= 30403  // traps require &gt;=v3.4.3</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga81cb997f3c72f8b2329819e29af6fdc5">  162</a></span>&#160;<span class="preprocessor">    #define ISR_HANDLER_TRAP(func)  void func() __trap                </span><span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #error traps require SDCC &gt;=3.4.3. Please update!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad99fda6bb7696991797c925f968234b9">  168</a></span>&#160;<span class="preprocessor">  #define NOP()                  __asm__(&quot;nop&quot;)                       </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac136489c5ba4794566532004267967f8">  169</a></span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __asm__(&quot;sim&quot;)                       <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ca2cec1256c982e354114e155314354">  170</a></span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __asm__(&quot;rim&quot;)                       <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa30e473ec4a616bd5bbbe41e014203a2">  171</a></span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __asm__(&quot;trap&quot;)                      <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga005ed1b077a9da0cd4b368e52054120d">  172</a></span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __asm__(&quot;wfi&quot;)                       <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga21e7cca4a83cfcfc857a55474fceeaa4">  173</a></span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __asm__(&quot;halt&quot;)                      <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5f3754e033deb3bae76086aa8c9d9ac8">  174</a></span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">  177</a></span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    DEFINITION OF GLOBAL MACROS/#DEFINES</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// general macros</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa2a3629fd36066aaa3b7191062dc9a1a">  187</a></span>&#160;<span class="preprocessor">#define _SFR(type, addr)       (*((volatile type*) (addr)))           </span><span class="comment">///&lt; peripheral register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">    STANDARD DATA TYPES</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// skip if already defined</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  #ifndef INT8_MAX</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// compiler specific --&gt; If possible, use &lt;stdint.h&gt; from compiler</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     int32_t;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    int16_t;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     int8_t;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   uint32_t;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  uint16_t;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>   uint8_t;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// define min/max values</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">    #define   INT8_MAX      0x7f</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    #define   INT8_MIN      (-INT8_MAX - 1)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    #define   UINT8_MAX     0xFF</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    #define   UINT8_MIN     0</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define   INT16_MAX     0x7fff</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define   INT16_MIN     (-INT16_MAX - 1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define   UINT16_MAX    0xFFFF</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define   UINT16_MIN    0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define   INT32_MAX     0x7fffffffL</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define   INT32_MIN     (-INT32_MAX - 1L)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define   UINT32_MAX    0xFFFFFFFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define   UINT32_MIN    0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">  #endif // INT8_MAX</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// use compiler header</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">    ISR Vector Table (SDCC, Raisonance, IAR)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga10e0f0abf4612b477e63eb15aa72520b">  242</a></span>&#160;<span class="preprocessor">#define __TLI_VECTOR__            0       </span><span class="comment">///&lt; irq0 - External Top Level interrupt (TLI) for pin PD7</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1c8939b36783781bcad22591f9140724">  243</a></span>&#160;<span class="comment"></span>#define __AWU_VECTOR__            1       <span class="comment">///&lt; irq1 - Auto Wake Up from Halt interrupt (AWU)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaea2c25808a94983dc377dc2944bc0e7d">  244</a></span>&#160;<span class="comment"></span>#define __CLK_VECTOR__            2       <span class="comment">/// irq2 - Clock Controller interrupt</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2db898951e3fba06633742b25af588c1">  245</a></span>&#160;<span class="comment"></span>#define __PORTA_VECTOR__          3       <span class="comment">/// irq3 - External interrupt 0 (GPIOA)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga83532626326ed14f1bbda7d7a0fad37a">  246</a></span>&#160;<span class="comment"></span>#define __PORTB_VECTOR__          4       <span class="comment">/// irq4 - External interrupt 1 (GPIOB)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga434d9fea03b7e6b5d127470ecaf15357">  247</a></span>&#160;<span class="comment"></span>#define __PORTC_VECTOR__          5       <span class="comment">/// irq5 - External interrupt 2 (GPIOC)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae699cbd2f9f65abd748948082e0de8e4">  248</a></span>&#160;<span class="comment"></span>#define __PORTD_VECTOR__          6       <span class="comment">/// irq6 - External interrupt 3 (GPIOD)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga09edfe8d408839f11ae57d2d7fbd08e9">  249</a></span>&#160;<span class="comment"></span>#define __PORTE_VECTOR__          7       <span class="comment">/// irq7 - External interrupt 4 (GPIOE)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span>#if defined(CAN_AddressBase)</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf480f9d346427517ae258c939469bc12">  251</a></span>&#160;<span class="preprocessor">  #define __CAN_RX_VECTOR__       8       </span><span class="comment">///&lt; irq8 - CAN receive interrupt (shared with \__PORTF_VECTOR__)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#if defined(PORTF_AddressBase)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga199618d57ec79968c0d9ad2b7f45db6c">  254</a></span>&#160;<span class="preprocessor">  #define __PORTF_VECTOR__        8       </span><span class="comment">///&lt; irq8 - External interrupt 5 (GPIOF, shared with \__CAN_RX_VECTOR__)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#if defined(CAN_AddressBase)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7bc19549f0ad4c8296fc35e61c91b444">  257</a></span>&#160;<span class="preprocessor">  #define __CAN_TX_VECTOR__       9       </span><span class="comment">///&lt; irq9 - CAN transmit interrupt</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga329ec716ed4f8b967e6144f111c133f7">  259</a></span>&#160;<span class="preprocessor">#define __SPI_VECTOR__            10      </span><span class="comment">/// irq10 - SPI End of transfer interrupt</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5a399b1b4029cd6c6297f07f9b1cd0e9">  260</a></span>&#160;<span class="comment"></span>#define __TIM1_UPD_OVF_VECTOR__   11      <span class="comment">/// irq11 - TIM1 Update/Overflow/Trigger/Break interrupt</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae16368ba3b2d06a53c8e54111241d6f8">  261</a></span>&#160;<span class="comment"></span>#define __TIM1_CAPCOM_VECTOR__    12      <span class="comment">/// irq12 - TIM1 Capture/Compare interrupt</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span>#if defined(TIM2_AddressBase)</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">  263</a></span>&#160;<span class="preprocessor">  #define __TIM2_UPD_OVF_VECTOR__ 13      </span><span class="comment">///&lt; irq13 - TIM2 Update/overflow interrupt (shared with \__TIM5_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#if defined(TIM5_AddressBase)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga215cacdd9ad0e61a572380f2af9aad9f">  266</a></span>&#160;<span class="preprocessor">  #define __TIM5_UPD_OVF_VECTOR__ 13      </span><span class="comment">///&lt; irq13 - TIM5 Update/overflow interrupt (shared with \__TIM2_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#if defined(TIM2_AddressBase)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97c4a27daf181403bfc42fb4a22d6aab">  269</a></span>&#160;<span class="preprocessor">  #define __TIM2_CAPCOM_VECTOR__  14      </span><span class="comment">///&lt; irq14 - TIM2 Capture/Compare interrupt (shared with \__TIM5_CAPCOM_VECTOR__)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span>#elif defined(TIM5_AddressBase)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">  #define __TIM5_CAPCOM_VECTOR__  14      </span><span class="comment">///&lt; irq14 - TIM5 Capture/Compare interrupt (shared with \__TIM2_CAPCOM_VECTOR__)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1bb52b427591bce91ab11ad4d683b415">  274</a></span>&#160;<span class="preprocessor">  #define __TIM3_UPD_OVF_VECTOR__ 15      </span><span class="comment">///&lt; irq15 - TIM3 Update/overflow interrupt</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2554a332f0d8e5c044b2567869e6a375">  277</a></span>&#160;<span class="preprocessor">  #define __TIM3_CAPCOM_VECTOR__  16      </span><span class="comment">///&lt; irq16 - TIM3 Capture/Compare interrupt</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#if defined(UART1_AddressBase)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabd0f72b6880aaf0d78e5e95ec1b374c6">  280</a></span>&#160;<span class="preprocessor">  #define __UART1_TXE_VECTOR__    17      </span><span class="comment">///&lt; irq17 - USART/UART1 send (TX empty) interrupt</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if defined(UART1_AddressBase)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8a862d1a394849bff8aa0d6fa52ad921">  283</a></span>&#160;<span class="preprocessor">  #define __UART1_RXF_VECTOR__    18      </span><span class="comment">///&lt; irq18 - USART/UART1 receive (RX full) interrupt</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5f5f7f387ab84a66166d97d86313fc02">  285</a></span>&#160;<span class="preprocessor">#define __I2C_VECTOR__            19      </span><span class="comment">///&lt; irq19 - I2C interrupt</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span>#if defined(UART2_AddressBase)</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga531ffa60cfc051cc2eb3d773ea42f4c5">  287</a></span>&#160;<span class="preprocessor">  #define __UART2_TXE_VECTOR__    20      </span><span class="comment">///&lt; irq20 - UART2 send (TX empty) interrupt (shared with \__UART3_TXE_VECTOR__ and \__UART4_TXE_VECTOR__)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span>#elif defined(UART3_AddressBase)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">  #define __UART3_TXE_VECTOR__    20      </span><span class="comment">///&lt; irq20 - UART3 send (TX empty) interrupt (shared with \__UART2_TXE_VECTOR__ and \__UART4_TXE_VECTOR__)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span>#elif defined(UART4_AddressBase)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">  #define __UART4_TXE_VECTOR__    20      </span><span class="comment">///&lt; irq20 - UART4 send (TX empty) interrupt (shared with \__UART2_TXE_VECTOR__ and \__UART3_TXE_VECTOR__)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#if defined(UART2_AddressBase)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga362f4a2d19b12e8e2bcb7773eccd248b">  294</a></span>&#160;<span class="preprocessor">  #define __UART2_RXF_VECTOR__    21      </span><span class="comment">///&lt; irq21 - UART2 receive (RX full) interrupt (shared with \__UART3_RXF_VECTOR__ and \__UART4_RXF_VECTOR__)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>#elif defined(UART3_AddressBase)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">  #define __UART3_RXF_VECTOR__    21      </span><span class="comment">///&lt; irq21 - UART3 receive (RX full) interrupt (shared with \__UART2_RXF_VECTOR__ and \__UART4_RXF_VECTOR__)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>#elif defined(UART4_AddressBase)</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">  #define __UART4_RXF_VECTOR__    21      </span><span class="comment">///&lt; irq21 - UART4 receive (RX full) interrupt (shared with \__UART2_RXF_VECTOR__ and \__UART3_RXF_VECTOR__)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#if defined(ADC1_AddressBase)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33cbd0d0388f55441e92ec86e0b2f097">  301</a></span>&#160;<span class="preprocessor">  #define __ADC1_VECTOR__         22      </span><span class="comment">///&lt; irq22 - ADC1 end of conversion (shared with \__ADC2_VECTOR__)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>#elif defined(ADC2_AddressBase)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">  #define __ADC2_VECTOR__         22      </span><span class="comment">///&lt; irq22 - ADC2 end of conversion &amp; analog watchdog interrupts (shared with \__ADC1_VECTOR__)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#if defined(TIM4_AddressBase)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9ab972860d5037d9803c2b8726c47601">  306</a></span>&#160;<span class="preprocessor">  #define __TIM4_UPD_OVF_VECTOR__ 23      </span><span class="comment">///&lt; irq23 - TIM4 Update/Overflow interrupt (shared with \__TIM6_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>#elif defined(TIM6_AddressBase)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">  #define __TIM6_UPD_OVF_VECTOR__ 23      </span><span class="comment">///&lt; irq23 - TIM6 Update/Overflow interrupt (shared with \__TIM4_UPD_OVF_VECTOR__)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">  310</a></span>&#160;<span class="preprocessor">#define __FLASH_VECTOR__          24      </span><span class="comment">/// irq24 - flash interrupt</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">    DEFINITION OF STM8 PERIPHERAL REGISTERS</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// General purpose input/output pins (PORT)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#if defined(PORTA_AddressBase) || defined(PORTB_AddressBase) || defined(PORTC_AddressBase) || defined(PORTD_AddressBase) || defined(PORTE_AddressBase) || defined(PORTF_AddressBase) || defined(PORTG_AddressBase) || defined(PORTH_AddressBase) || defined(PORTI_AddressBase)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  /** @brief structure for controlling pins in PORT mode (PORTx, x=A..I) */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">    /** @brief Port x output data register (Px_ODR) */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 output control</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 output control</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 output control</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 output control</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 output control</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 output control</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 output control</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 output control</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span>    } ODR;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">    /** @brief Port x input data register (Px_IDR) */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 input control</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 input control</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 input control</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 input control</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 input control</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 input control</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 input control</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 input control</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span>    } IDR;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">    /** @brief Port x data direction data register (Px_DDR) */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 direction control</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 direction control</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 direction control</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 direction control</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 direction control</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 direction control</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 direction control</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 direction control</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span>    } DDR;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">    /** @brief Port x control register 1 (Px_CR1) */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 1</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 1</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 1</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 1</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 1</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 1</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 1</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 1</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">    /** @brief Port x control register 1 (Px_CR2) */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 2</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 2</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 2</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 2</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 2</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 2</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 2</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 2</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  } <a class="code" href="struct_p_o_r_t__t.html">PORT_t</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">/* Pointer to port A registers */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">  #if defined(PORTA_AddressBase)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga785b75aab26a91112fb8eaabb5d8d053">  390</a></span>&#160;<span class="preprocessor">    #define _GPIOA      _SFR(PORT_t,  PORTA_AddressBase)       </span><span class="comment">///&lt; port A struct/bit access</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6d1bd9351c66fbc48bdec1f518136930">  391</a></span>&#160;<span class="comment"></span>    #define _GPIOA_ODR  _SFR(uint8_t, PORTA_AddressBase+0x00)  <span class="comment">///&lt; port A output register</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f237052c83509d4b07ccb9b036d5c6a">  392</a></span>&#160;<span class="comment"></span>    #define _GPIOA_IDR  _SFR(uint8_t, PORTA_AddressBase+0x01)  <span class="comment">///&lt; port A input register</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab78802331260681388130f02b213311a">  393</a></span>&#160;<span class="comment"></span>    #define _GPIOA_DDR  _SFR(uint8_t, PORTA_AddressBase+0x02)  <span class="comment">///&lt; port A direction register</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0f386357df5be3e0946c9792706ed7a2">  394</a></span>&#160;<span class="comment"></span>    #define _GPIOA_CR1  _SFR(uint8_t, PORTA_AddressBase+0x03)  <span class="comment">///&lt; port A control register 1</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga48f1e38a562526aac191155db068d254">  395</a></span>&#160;<span class="comment"></span>    #define _GPIOA_CR2  _SFR(uint8_t, PORTA_AddressBase+0x04)  <span class="comment">///&lt; port A control register 2</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">/* Pointer to port B registers */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">  #if defined(PORTB_AddressBase)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">  400</a></span>&#160;<span class="preprocessor">    #define _GPIOB      _SFR(PORT_t,  PORTB_AddressBase)       </span><span class="comment">///&lt; port B struct/bit access</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9d837a006960989967c50aa6b8d9b3bc">  401</a></span>&#160;<span class="comment"></span>    #define _GPIOB_ODR  _SFR(uint8_t, PORTB_AddressBase+0x00)  <span class="comment">///&lt; port B output register</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa77daf520f43ed33805b178acf87a8f2">  402</a></span>&#160;<span class="comment"></span>    #define _GPIOB_IDR  _SFR(uint8_t, PORTB_AddressBase+0x01)  <span class="comment">///&lt; port B input register</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3c6fc190e49262bd7df3b546e651be45">  403</a></span>&#160;<span class="comment"></span>    #define _GPIOB_DDR  _SFR(uint8_t, PORTB_AddressBase+0x02)  <span class="comment">///&lt; port B direction register</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga78c53e6b18e4693f999d3efa55728ee4">  404</a></span>&#160;<span class="comment"></span>    #define _GPIOB_CR1  _SFR(uint8_t, PORTB_AddressBase+0x03)  <span class="comment">///&lt; port B control register 1</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1d2945822b14b4c44733b6cf722c147e">  405</a></span>&#160;<span class="comment"></span>    #define _GPIOB_CR2  _SFR(uint8_t, PORTB_AddressBase+0x04)  <span class="comment">///&lt; port B control register 2</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">/* Pointer to port C registers */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">  #if defined(PORTC_AddressBase)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa5c2f0ed62e49162447a9fd2f2638f92">  410</a></span>&#160;<span class="preprocessor">    #define _GPIOC      _SFR(PORT_t,  PORTC_AddressBase)       </span><span class="comment">///&lt; port C struct/bit access</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf268357d1d08500f37eb92ff3dc4695f">  411</a></span>&#160;<span class="comment"></span>    #define _GPIOC_ODR  _SFR(uint8_t, PORTC_AddressBase+0x00)  <span class="comment">///&lt; port C output register</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1a4848dd08fcc21dfb0c7614f4092a8c">  412</a></span>&#160;<span class="comment"></span>    #define _GPIOC_IDR  _SFR(uint8_t, PORTC_AddressBase+0x01)  <span class="comment">///&lt; port C input register</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0e0abe4b585f4e7d00812564f6f46072">  413</a></span>&#160;<span class="comment"></span>    #define _GPIOC_DDR  _SFR(uint8_t, PORTC_AddressBase+0x02)  <span class="comment">///&lt; port C direction register</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8f8d7560d66d6aa8fdf7366dae97b75d">  414</a></span>&#160;<span class="comment"></span>    #define _GPIOC_CR1  _SFR(uint8_t, PORTC_AddressBase+0x03)  <span class="comment">///&lt; port C control register 1</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed1a32e7e3471c5fbcba5197e996d8df">  415</a></span>&#160;<span class="comment"></span>    #define _GPIOC_CR2  _SFR(uint8_t, PORTC_AddressBase+0x04)  <span class="comment">///&lt; port C control register 2</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="comment">/* Pointer to port D registers */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">  #if defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga87e504590c788fbfb6169c92e6cf6a40">  420</a></span>&#160;<span class="preprocessor">    #define _GPIOD      _SFR(PORT_t,  PORTD_AddressBase)       </span><span class="comment">///&lt; port D struct/bit access</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">  421</a></span>&#160;<span class="comment"></span>    #define _GPIOD_ODR  _SFR(uint8_t, PORTD_AddressBase+0x00)  <span class="comment">///&lt; port D output register</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3d3198e89b1aebd7271aa7927dbf22ff">  422</a></span>&#160;<span class="comment"></span>    #define _GPIOD_IDR  _SFR(uint8_t, PORTD_AddressBase+0x01)  <span class="comment">///&lt; port D input register</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga10549d3834b7736a4b65bec2265b60ce">  423</a></span>&#160;<span class="comment"></span>    #define _GPIOD_DDR  _SFR(uint8_t, PORTD_AddressBase+0x02)  <span class="comment">///&lt; port D direction register</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaef4f8b72d25eee7d01a82a449938f0da">  424</a></span>&#160;<span class="comment"></span>    #define _GPIOD_CR1  _SFR(uint8_t, PORTD_AddressBase+0x03)  <span class="comment">///&lt; port D control register 1</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7119c97096f63eec1704bb3b345a95d7">  425</a></span>&#160;<span class="comment"></span>    #define _GPIOD_CR2  _SFR(uint8_t, PORTD_AddressBase+0x04)  <span class="comment">///&lt; port D control register 2</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">/* Pointer to port E registers */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">  #if defined(PORTE_AddressBase)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacbf0977cc43302a85ecca44942a328da">  430</a></span>&#160;<span class="preprocessor">    #define _GPIOE      _SFR(PORT_t,  PORTE_AddressBase)       </span><span class="comment">///&lt; port E struct/bit access</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4ea5b9cc69d77f47f86137969443aec7">  431</a></span>&#160;<span class="comment"></span>    #define _GPIOE_ODR  _SFR(uint8_t, PORTE_AddressBase+0x00)  <span class="comment">///&lt; port E output register</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabd8c33540c805b27d3e4e6a833900591">  432</a></span>&#160;<span class="comment"></span>    #define _GPIOE_IDR  _SFR(uint8_t, PORTE_AddressBase+0x01)  <span class="comment">///&lt; port E input register</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga029d603a4ce77e5e99965595f69fad5c">  433</a></span>&#160;<span class="comment"></span>    #define _GPIOE_DDR  _SFR(uint8_t, PORTE_AddressBase+0x02)  <span class="comment">///&lt; port E direction register</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d7152ade92a9ef0af50fc774ab32eda">  434</a></span>&#160;<span class="comment"></span>    #define _GPIOE_CR1  _SFR(uint8_t, PORTE_AddressBase+0x03)  <span class="comment">///&lt; port E control register 1</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa08012ea74209d271ea9e011c25d2563">  435</a></span>&#160;<span class="comment"></span>    #define _GPIOE_CR2  _SFR(uint8_t, PORTE_AddressBase+0x04)  <span class="comment">///&lt; port E control register 2</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">/* Pointer to port F registers */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">  #if defined(PORTF_AddressBase)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf2a4a96a047ab15d8be1a9f070a97779">  440</a></span>&#160;<span class="preprocessor">    #define _GPIOF      _SFR(PORT_t,  PORTF_AddressBase)       </span><span class="comment">///&lt; port F struct/bit access</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga03200cb9c96bfbaf6be66013334bc25a">  441</a></span>&#160;<span class="comment"></span>    #define _GPIOF_ODR  _SFR(uint8_t, PORTF_AddressBase+0x00)  <span class="comment">///&lt; port F output register</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga73313aa5d36015c657bfefff3ca3dff2">  442</a></span>&#160;<span class="comment"></span>    #define _GPIOF_IDR  _SFR(uint8_t, PORTF_AddressBase+0x01)  <span class="comment">///&lt; port F input register</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga35e76599b82aa678f714de172d0087da">  443</a></span>&#160;<span class="comment"></span>    #define _GPIOF_DDR  _SFR(uint8_t, PORTF_AddressBase+0x02)  <span class="comment">///&lt; port F direction register</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6011342953514a35cdd93f7cd1e8932c">  444</a></span>&#160;<span class="comment"></span>    #define _GPIOF_CR1  _SFR(uint8_t, PORTF_AddressBase+0x03)  <span class="comment">///&lt; port F control register 1</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac8e2723487a3d8604755df47c41e43dc">  445</a></span>&#160;<span class="comment"></span>    #define _GPIOF_CR2  _SFR(uint8_t, PORTF_AddressBase+0x04)  <span class="comment">///&lt; port F control register 2</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">/* Pointer to port G registers */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">  #if defined(PORTG_AddressBase)</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3d29d47ec31aeaa7a37af19cd61ad49b">  450</a></span>&#160;<span class="preprocessor">    #define _GPIOG      _SFR(PORT_t,  PORTG_AddressBase)       </span><span class="comment">///&lt; port G struct/bit access</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga55c9dcd155830d03e8e3ee4def0a9661">  451</a></span>&#160;<span class="comment"></span>    #define _GPIOG_ODR  _SFR(uint8_t, PORTG_AddressBase+0x00)  <span class="comment">///&lt; port G output register</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad52a8e7e7dea764348e607c8115c9248">  452</a></span>&#160;<span class="comment"></span>    #define _GPIOG_IDR  _SFR(uint8_t, PORTG_AddressBase+0x01)  <span class="comment">///&lt; port G input register</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacff176de71e7bf6efed5671a4834411c">  453</a></span>&#160;<span class="comment"></span>    #define _GPIOG_DDR  _SFR(uint8_t, PORTG_AddressBase+0x02)  <span class="comment">///&lt; port G direction register</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a5901ae041cdc2d751b42f7bbe4651b">  454</a></span>&#160;<span class="comment"></span>    #define _GPIOG_CR1  _SFR(uint8_t, PORTG_AddressBase+0x03)  <span class="comment">///&lt; port G control register 1</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac75405a4451684010448f9d052db01ce">  455</a></span>&#160;<span class="comment"></span>    #define _GPIOG_CR2  _SFR(uint8_t, PORTG_AddressBase+0x04)  <span class="comment">///&lt; port G control register 2</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">/* Pointer to port H registers */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">  #if defined(PORTH_AddressBase)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac08be9c2d2173595aab9e12f223b98f2">  460</a></span>&#160;<span class="preprocessor">    #define _GPIOH      _SFR(PORT_t,  PORTH_AddressBase)       </span><span class="comment">///&lt; port H struct/bit access</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4d3ac60f7be0c6d316cc5c7a908e9006">  461</a></span>&#160;<span class="comment"></span>    #define _GPIOH_ODR  _SFR(uint8_t, PORTH_AddressBase+0x00)  <span class="comment">///&lt; port H output register</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa0af6454c0cb55ef6c2094158ef80c11">  462</a></span>&#160;<span class="comment"></span>    #define _GPIOH_IDR  _SFR(uint8_t, PORTH_AddressBase+0x01)  <span class="comment">///&lt; port H input register</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad33a2de69b2e45ca215903f37a5240f8">  463</a></span>&#160;<span class="comment"></span>    #define _GPIOH_DDR  _SFR(uint8_t, PORTH_AddressBase+0x02)  <span class="comment">///&lt; port H direction register</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c39e99ef6c66330392cd46e2e945eb9">  464</a></span>&#160;<span class="comment"></span>    #define _GPIOH_CR1  _SFR(uint8_t, PORTH_AddressBase+0x03)  <span class="comment">///&lt; port H control register 1</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga492eea59ad75d8e51b0d9f0f100e39f9">  465</a></span>&#160;<span class="comment"></span>    #define _GPIOH_CR2  _SFR(uint8_t, PORTH_AddressBase+0x04)  <span class="comment">///&lt; port H control register 2</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="comment">/* Pointer to port I registers */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">  #if defined(PORTI_AddressBase)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4c7a3043502328cbd8fc13213fe5dbc7">  470</a></span>&#160;<span class="preprocessor">    #define _GPIOI      _SFR(PORT_t,  PORTI_AddressBase)       </span><span class="comment">///&lt; port I struct/bit access</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7391ce4345da04353f8071ec78654c81">  471</a></span>&#160;<span class="comment"></span>    #define _GPIOI_ODR  _SFR(uint8_t, PORTI_AddressBase+0x00)  <span class="comment">///&lt; port I output register</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf745890f9a88c12618bdd87deef945ba">  472</a></span>&#160;<span class="comment"></span>    #define _GPIOI_IDR  _SFR(uint8_t, PORTI_AddressBase+0x01)  <span class="comment">///&lt; port I input register</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga40c6d293c93ba7793ec88d1d51c641a5">  473</a></span>&#160;<span class="comment"></span>    #define _GPIOI_DDR  _SFR(uint8_t, PORTI_AddressBase+0x02)  <span class="comment">///&lt; port I direction register</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7f5362ef58a6aa9a9191fdb26441de53">  474</a></span>&#160;<span class="comment"></span>    #define _GPIOI_CR1  _SFR(uint8_t, PORTI_AddressBase+0x03)  <span class="comment">///&lt; port I control register 1</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9c43ba0bc0ead30c35abb541ca3b90b5">  475</a></span>&#160;<span class="comment"></span>    #define _GPIOI_CR2  _SFR(uint8_t, PORTI_AddressBase+0x04)  <span class="comment">///&lt; port I control register 2</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="comment">/* PORT Module Reset Values (all ports) */</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ffd2835c865d8a383e42fa378acc267">  479</a></span>&#160;<span class="preprocessor">  #define _GPIO_ODR_RESET_VALUE     ((uint8_t) 0x00)           </span><span class="comment">///&lt; port output register reset value</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7dfeb98709566aa719794cf38215b0d4">  480</a></span>&#160;<span class="comment"></span>  #define _GPIO_DDR_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port direction register reset value</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac43eda343aa18e298b8a9725f746918c">  481</a></span>&#160;<span class="comment"></span>  #define _GPIO_CR1_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port control register 1 reset value</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7c124e5b513b59f4aff7ae9ea7236738">  482</a></span>&#160;<span class="comment"></span>  #define _GPIO_CR2_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port control register 2 reset value</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="comment">/* macro for accessing pin registers (all ports) */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga98ba3918a353a62d05f76fba0ca59988">  485</a></span>&#160;<span class="preprocessor">  #define _GPIO_PIN0   ((uint8_t) (0x01 &lt;&lt; 0))                 </span><span class="comment">///&lt; port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac71d4433555c89f48ee1d17700cc4236">  486</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN1   ((uint8_t) (0x01 &lt;&lt; 1))                 <span class="comment">///&lt; port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaccc926f0ade898751e63107c03baa809">  487</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN2   ((uint8_t) (0x01 &lt;&lt; 2))                 <span class="comment">///&lt; port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga983728272997e0b3b038bcfe02b08c82">  488</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN3   ((uint8_t) (0x01 &lt;&lt; 3))                 <span class="comment">///&lt; port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac50e2e26470e425a3e70c368444e07d3">  489</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN4   ((uint8_t) (0x01 &lt;&lt; 4))                 <span class="comment">///&lt; port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga016c05a6d96603c65c3d92d052dd8b49">  490</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN5   ((uint8_t) (0x01 &lt;&lt; 5))                 <span class="comment">///&lt; port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabc72948ee63af8c3a5e2ba69eb89f12c">  491</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN6   ((uint8_t) (0x01 &lt;&lt; 6))                 <span class="comment">///&lt; port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e166a803b1fc4217c6f52dcff0d1dec">  492</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN7   ((uint8_t) (0x01 &lt;&lt; 7))                 <span class="comment">///&lt; port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#endif // PORTx_AddressBase</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// Non-volative memory (FLASH)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#if defined(FLASH_AddressBase)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  /** @brief struct to control write/erase of flash memory (FLASH) */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">    /** @brief Flash control register 1 (FLASH_CR1) */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIX   : 1;    <span class="comment">///&lt; Fixed Byte programming time</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IE    : 1;    <span class="comment">///&lt; Flash Interrupt enable</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AHALT : 1;    <span class="comment">///&lt; Power-down in Active-halt mode</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HALT  : 1;    <span class="comment">///&lt; Power-down in Halt mode</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res   : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">    /** @brief Flash control register 2 (FLASH_CR2) */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRG   : 1;    <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res   : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FPRG  : 1;    <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERASE : 1;    <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPRG  : 1;    <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPT   : 1;    <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">    /** @brief Complementary flash control register 2 (FLASH_NCR2) */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NPRG   : 1;   <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res    : 3;   <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NFPRG  : 1;   <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NERASE : 1;   <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NWPRG  : 1;   <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOPT   : 1;   <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span>    } NCR2;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">    /** @brief Flash protection register (FLASH_FPR) */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPB    : 6;   <span class="comment">///&lt; User boot code area protection bits</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res    : 2;   <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span>    } FPR;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">    /** @brief Complementary flash protection register (FLASH_NFPR) */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NWPB   : 6;   <span class="comment">///&lt; User boot code area protection bits</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res    : 2;   <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span>    } NFPR;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">    /** @brief Flash status register (FLASH_IAPSR) */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WR_PG_DIS : 1;  <span class="comment">///&lt; Write attempted to protected page flag</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUL       : 1;  <span class="comment">///&lt; Flash Program memory unlocked flag</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOP       : 1;  <span class="comment">///&lt; End of programming (write or erase operation) flag</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUL       : 1;  <span class="comment">///&lt; Data EEPROM area unlocked flag</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;  <span class="comment">///&lt; Reserved, forced by hardware to 0</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HVOFF     : 1;  <span class="comment">///&lt; End of high voltage flag</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"></span>    } IAPSR;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">    /** @brief Reserved registers (2B) */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    uint8_t   res[2];</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">    /** @brief Flash program memory unprotecting key register (FLASH_PUKR) */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUK    : 8;   <span class="comment">///&lt; Program memory write unlock key</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span>    } PUKR;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    uint8_t   res2[1];</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">    /** @brief Data EEPROM unprotection key register (FLASH_DUKR) */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUK    : 8;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"></span>    } DUKR;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  } <a class="code" href="struct_f_l_a_s_h__t.html">FLASH_t</a>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95b02c9549c0b2c0ffd21407561ec99c">  586</a></span>&#160;<span class="preprocessor">  #define _FLASH        _SFR(FLASH_t,  FLASH_AddressBase)        </span><span class="comment">///&lt; Flash struct/bit access</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga641b9b38321993351e4a909a9fb0806e">  587</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   <span class="comment">///&lt; Flash control register 1 (FLASH_CR1)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3fff078309f8c4b04d498ddc146d9a20">  588</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   <span class="comment">///&lt; Flash control register 2 (FLASH_CR2)</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabfcf4ab340a465ab11b6682fce1e9467">  589</a></span>&#160;<span class="comment"></span>  #define _FLASH_NCR2   _SFR(uint8_t,  FLASH_AddressBase+0x02)   <span class="comment">///&lt; complementary Flash control register 2 (FLASH_NCR2)</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga238d712e7af46695f4c57128eca210c6">  590</a></span>&#160;<span class="comment"></span>  #define _FLASH_FPR    _SFR(uint8_t,  FLASH_AddressBase+0x03)   <span class="comment">///&lt; Flash protection register (FLASH_FPR)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga371d777b97322cf88d4ca904bb2cb380">  591</a></span>&#160;<span class="comment"></span>  #define _FLASH_NFPR   _SFR(uint8_t,  FLASH_AddressBase+0x04)   <span class="comment">///&lt; complementary Flash protection register (FLASH_NFPR)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">  592</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x05)   <span class="comment">///&lt; Flash status register (FLASH_IAPSR)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga659a44fd0291bd3b0ff615c0fb9f18af">  594</a></span>&#160;<span class="preprocessor">  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x08)   </span><span class="comment">///&lt; Flash program memory unprotecting key register (FLASH_PUKR)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">  596</a></span>&#160;<span class="preprocessor">  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x0A)   </span><span class="comment">///&lt; Data EEPROM unprotection key register (FLASH_DUKR)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">/* FLASH Module Reset Values */</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa6e5036159de774257d6ca677df91813">  599</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; Flash control register 1 reset value</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga47675a162c7237544c9dd2499da51618">  600</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash control register 2 reset value</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">  601</a></span>&#160;<span class="comment"></span>  #define _FLASH_NCR2_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; complementary Flash control register 2 reset value</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga10c09fdeac27aea39eeb49d42dc595d5">  602</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          <span class="comment">///&lt; Flash status register reset value</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9d17c0ad7272143724c535369189f937">  603</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash program memory unprotecting key reset value</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">  604</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Data EEPROM unprotection key reset value</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="comment">/* Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab94a36c2356efaef55c8e86314dfd371">  607</a></span>&#160;<span class="preprocessor">  #define _FLASH_FIX              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Fixed Byte programming time [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">  608</a></span>&#160;<span class="comment"></span>  #define _FLASH_IE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Flash Interrupt enable [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf24c052d9e71fc1f56ebed78718d870f">  609</a></span>&#160;<span class="comment"></span>  #define _FLASH_AHALT            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Power-down in Active-halt mode [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5aea96a0392753d672ae6aa1a6bf2c7f">  610</a></span>&#160;<span class="comment"></span>  #define _FLASH_HALT             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Power-down in Halt mode [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="comment">/* Flash control register 2 and complement (FLASH_CR2 and FLASH_NCR2) */</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga362b78ce85624b301b06edc2a573c5ea">  614</a></span>&#160;<span class="preprocessor">  #define _FLASH_PRG              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeaa8832df456044d3d2c3d7f73597ab8">  616</a></span>&#160;<span class="preprocessor">  #define _FLASH_FPRG             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6381b7c7abc1c610f90123f13e32f982">  617</a></span>&#160;<span class="comment"></span>  #define _FLASH_ERASE            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d51efc2e3b32545543542ea48fc7bce">  618</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPRG             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac70a5effce6b416b01b33e52ef7b7f56">  619</a></span>&#160;<span class="comment"></span>  #define _FLASH_OPT              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">/* Flash protection register and complement (FLASH_FPR and FLASH_NFPR) */</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae43a1d2fe1a0f84ba3b52458091c7dcb">  622</a></span>&#160;<span class="preprocessor">  #define _FLASH_WPB              ((uint8_t) (0x3F &lt;&lt; 0))        </span><span class="comment">///&lt; User boot code area protection bits [5:0] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac83f93f5a33263503554cc5b1779edda">  623</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPB0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; User boot code area protection bit [0] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga71145ca67362feaf12ee70e8fb305149">  624</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPB1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; User boot code area protection bit [1] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga25eba254a4047e6e9a92b361170938af">  625</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPB2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; User boot code area protection bit [2] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeae94921fdbe087f2e95eea8869ad138">  626</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPB3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; User boot code area protection bit [3] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3cbe5443d83125b7ec004d0c83ce1ee2">  627</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPB4             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; User boot code area protection bit [4] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga323911234d9b578ca26adf21b5fc3d3b">  628</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPB5             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; User boot code area protection bit [5] (in _FLASH_FPR and _FLASH_NFPR)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">/* Flash status register (FLASH_IAPSR) */</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaddba52a9fc0000cbcd16a1a523d076b5">  632</a></span>&#160;<span class="preprocessor">  #define _FLASH_WR_PG_DIS        ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Write attempted to protected page flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">  633</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUL              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Flash Program memory unlocked flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeb7c96f29ca4a33f963344972e160b80">  634</a></span>&#160;<span class="comment"></span>  #define _FLASH_EOP              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacbdffb1a75eb35dc47e785216b62ab65">  635</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUL              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3bdf2d6faddff13b58e03c55f3cff504">  637</a></span>&#160;<span class="preprocessor">  #define _FLASH_HVOFF            ((uint8_t) (0x01 &lt;&lt; 5))        </span><span class="comment">///&lt; End of high voltage flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#endif // FLASH_AddressBase</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// External interrupt control (EXTI)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if defined(EXTI_AddressBase)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">  /** @brief struct for configuring external port interrupts (EXTI) */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">    /** @brief External interrupt control register 1 (EXTI_CR1) */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PAIS    : 2;    <span class="comment">///&lt; Port A external interrupt sensitivity bits</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBIS    : 2;    <span class="comment">///&lt; Port B external interrupt sensitivity bits</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCIS    : 2;    <span class="comment">///&lt; Port C external interrupt sensitivity bits</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDIS    : 2;    <span class="comment">///&lt; Port D external interrupt sensitivity bits</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">    /** @brief External interrupt control register 2 (EXTI_CR2) */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PEIS    : 2;    <span class="comment">///&lt; Port E external interrupt sensitivity bits</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TLIS    : 1;    <span class="comment">///&lt; Top level interrupt sensitivity</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  } <a class="code" href="struct_e_x_t_i__t.html">EXTI_t</a>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">/* Pointer to EXTI registers */</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f895fc1fd37e0eaed06028750d86dfd">  671</a></span>&#160;<span class="preprocessor">  #define _EXTI         _SFR(EXTI_t,   EXTI_AddressBase)         </span><span class="comment">///&lt; External interrupt struct/bit access</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab1a99e285d96d7449adfb7d227983223">  672</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1     _SFR(uint8_t,  EXTI_AddressBase+0x00)    <span class="comment">///&lt; External interrupt control register 1 (EXTI_CR1)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadf83b47df9818c05cceb75d7ed8bc6d2">  673</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2     _SFR(uint8_t,  EXTI_AddressBase+0x01)    <span class="comment">///&lt; External interrupt control register 2 (EXTI_CR2)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">/* EXTI Module Reset Values */</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4a1f2667ecf89a34b02a1635e1929bed">  676</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; External interrupt control register 1 reset value</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaef67152e39dfb527795e0ae2286e1950">  677</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 2 reset value</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="comment">/* External interrupt control register 1 (EXTI_CR1) */</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadcfd52097cab8761c1dae499852e0873">  680</a></span>&#160;<span class="preprocessor">  #define _EXTI_PAIS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; External interrupt sensitivity for Port A [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8880e27f434720834871b81d4db90956">  681</a></span>&#160;<span class="comment"></span>  #define _EXTI_PAIS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Port A [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57990de17df4cbfab005cee3ec7c0c72">  682</a></span>&#160;<span class="comment"></span>  #define _EXTI_PAIS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Port A [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d6fe958134427e891bb69a143a38cb9">  683</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS              ((uint8_t) (0x03 &lt;&lt; 2))        <span class="comment">///&lt; External interrupt sensitivity for Port B [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9f3fe62c68228d2bc26154d51b6c855b">  684</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS0             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; External interrupt sensitivity for Port B [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga934433b6a84084d6a5355f68b5d0390e">  685</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS1             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; External interrupt sensitivity for Port B [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7f882b437c73cbf7cd7f4faa6b531202">  686</a></span>&#160;<span class="comment"></span>  #define _EXTI_PCIS              ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; External interrupt sensitivity for Port C [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0d83d91522770555c960f27a1f7fdc46">  687</a></span>&#160;<span class="comment"></span>  #define _EXTI_PCIS0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; External interrupt sensitivity for Port C [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadcde6208194a539a0e7736a65db29640">  688</a></span>&#160;<span class="comment"></span>  #define _EXTI_PCIS1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; External interrupt sensitivity for Port C [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6dadaa91c701943b872a1a04f3be74a6">  689</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS              ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; External interrupt sensitivity for Port D [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">  690</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS0             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; External interrupt sensitivity for Port D [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">  691</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS1             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; External interrupt sensitivity for Port D [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">/* External interrupt control register 2 (EXTI_CR2) */</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga183560647ea88121c19cc51bd3952206">  694</a></span>&#160;<span class="preprocessor">  #define _EXTI_PEIS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; Port E external interrupt sensitivity bits [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga78e026d835f9b8daa91197c04e58ea8e">  695</a></span>&#160;<span class="comment"></span>  #define _EXTI_PEIS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port E external interrupt sensitivity bits [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabca210ebe35ff140d9728891b55aa8c8">  696</a></span>&#160;<span class="comment"></span>  #define _EXTI_PEIS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Port E external interrupt sensitivity bits [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf06c7213f89d4f62865b2b7888d7f3bf">  697</a></span>&#160;<span class="comment"></span>  #define _EXTI_TLIS              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Top level interrupt sensitivity [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#endif // EXTI_AddressBase</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// Reset status (RST)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#if defined(RST_AddressBase)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  /** @brief struct for determining reset source (RST) */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">    /** @brief Reset status register (RST_SR) */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WWDGF   : 1;    <span class="comment">///&lt; Window Watchdog reset flag</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IWDGF   : 1;    <span class="comment">///&lt; Independent Watchdog reset flag</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILLOPF  : 1;    <span class="comment">///&lt; Illegal opcode reset flag</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMF   : 1;    <span class="comment">///&lt; SWIM reset flag</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EMCF    : 1;    <span class="comment">///&lt; EMC reset flag</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  } <a class="code" href="struct_r_s_t__t.html">RST_t</a>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="comment">/* Pointer to reset status register */</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga44f69a4146a141cb4830f44fe74a3b0b">  725</a></span>&#160;<span class="preprocessor">  #define _RST     _SFR(RST_t,         RST_AddressBase)          </span><span class="comment">///&lt; Reset module struct/bit access</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae8df0f3b5dc48d3a0af57126039f37ac">  726</a></span>&#160;<span class="comment"></span>  #define _RST_SR  _SFR(uint8_t,       RST_AddressBase+0x00)     <span class="comment">///&lt; Reset module status register (RST_SR)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">/*  Reset module status register (RST_SR) */</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7c25a0b37711af86fe69dfd0008ff578">  729</a></span>&#160;<span class="preprocessor">  #define _RST_WWDGF              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Window Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">  730</a></span>&#160;<span class="comment"></span>  #define _RST_IWDGF              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Independent Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa03eb50922437bf4c4489c2de95481f5">  731</a></span>&#160;<span class="comment"></span>  #define _RST_ILLOPF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Illegal opcode reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab1b088d2e32d15e9eabd60ae59d6613d">  732</a></span>&#160;<span class="comment"></span>  #define _RST_SWIMF              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; SWIM reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga64c3016b37cd3388befd6ea0f2fc5d9c">  733</a></span>&#160;<span class="comment"></span>  #define _RST_EMCF               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; EMC reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#endif // RST_AddressBase</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">// Clock control (CLK)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#if defined(CLK_AddressBase)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">  /** @brief struct for configuring/monitoring clock module (CLK) */</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">    /** @brief Internal clock register (CLK_ICKR) */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIEN   : 1;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIRDY  : 1;    <span class="comment">///&lt; High speed internal oscillator ready flag</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FHWU    : 1;    <span class="comment">///&lt; Fast wakeup from Halt/Active-halt modes enable</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSIEN   : 1;    <span class="comment">///&lt; Low speed internal RC oscillator enable</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSIRDY  : 1;    <span class="comment">///&lt; Low speed internal oscillator ready flag</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REGAH   : 1;    <span class="comment">///&lt; Regulator power off in Active-halt mode enable</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"></span>    } ICKR;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">    /** @brief External clock register (CLK_ECKR) */</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSEEN   : 1;    <span class="comment">///&lt; High speed external crystal oscillator enable</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSERDY  : 1;    <span class="comment">///&lt; High speed external crystal oscillator ready</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 6;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"></span>    } ECKR;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    uint8_t   res[1];</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">    /** @brief Clock master status register (CLK_CMSR) */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKM     : 8;    <span class="comment">///&lt; Clock master status bits</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"></span>    } CMSR;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">    /** @brief Clock master switch register (CLK_SWR) */</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWI     : 8;    <span class="comment">///&lt; Clock master selection bits</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"></span>    } SWR;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">    /** @brief Switch control register (CLK_SWCR) */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWBSY   : 1;    <span class="comment">///&lt; Switch busy flag</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWEN    : 1;    <span class="comment">///&lt; Switch start/stop enable</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIEN   : 1;    <span class="comment">///&lt; Clock switch interrupt enable</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIF    : 1;    <span class="comment">///&lt; Clock switch interrupt flag</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"></span>    } SWCR;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">    /** @brief Clock divider register (CLK_CKDIVR) */</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPUDIV  : 3;    <span class="comment">///&lt; CPU clock prescaler</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIDIV  : 2;    <span class="comment">///&lt; High speed internal clock prescaler</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved, must be kept cleared.</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span>    } CKDIVR;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 1 (CLK_PCKENR1) */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_I2C       : 1;    <span class="comment">///&lt; clock enable I2C</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SPI       : 1;    <span class="comment">///&lt; clock enable SPI</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_UART1     : 1;    <span class="comment">///&lt; clock enable UART1</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_UART2     : 1;    <span class="comment">///&lt; clock enable UART2</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM4_TIM6 : 1;    <span class="comment">///&lt; clock enable TIM4/TIM6</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM2_TIM5 : 1;    <span class="comment">///&lt; clock enable TIM4/TIM6</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM3      : 1;    <span class="comment">///&lt; clock enable TIM3</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM1      : 1;    <span class="comment">///&lt; clock enable TIM1</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span>    } PCKENR1;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">    /** @brief Clock security system register (CLK_CSSR) */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSEN   : 1;    <span class="comment">///&lt; Clock security system enable</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AUX     : 1;    <span class="comment">///&lt; Auxiliary oscillator connected to master clock</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSDIE  : 1;    <span class="comment">///&lt; Clock security system detection interrupt enable</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSD    : 1;    <span class="comment">///&lt; Clock security system detection</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved, must be kept cleared.</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"></span>    } CSSR;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">    /** @brief Configurable clock output register (CLK_CCOR) */</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOEN   : 1;    <span class="comment">///&lt; Configurable clock output enable</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOSEL  : 4;    <span class="comment">///&lt; Configurable clock output selection.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCORDY  : 1;    <span class="comment">///&lt; Configurable clock output ready</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOBSY  : 1;    <span class="comment">///&lt; Configurable clock output busy</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment"></span>    } CCOR;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 2 (CLK_PCKENR2) */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_AWU : 1;    <span class="comment">///&lt; clock enable AWU</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_ADC : 1;    <span class="comment">///&lt; clock enable ADC</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_CAN : 1;    <span class="comment">///&lt; clock enable CAN</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"></span>    } PCKENR2;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">    /** @brief Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7) */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    uint8_t   res2[1];</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">    /** @brief HSI clock calibration trimming register (CLK_HSITRIMR) */</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSITRIM : 4;    <span class="comment">///&lt; HSI trimming value (some devices only support 3 bits, see DS!)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved, must be kept cleared.</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment"></span>    } HSITRIMR;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">    /** @brief SWIM clock control register (CLK_SWIMCCR) */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMCLK : 1;    <span class="comment">///&lt; SWIM clock divider</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"></span>    } SWIMCCR;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  } <a class="code" href="struct_c_l_k__t.html">CLK_t</a>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">/* Pointer to CLK registers */</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga14a9340046e00525071a3099825538c6">  865</a></span>&#160;<span class="preprocessor">  #define _CLK          _SFR(CLK_t,    CLK_AddressBase)          </span><span class="comment">///&lt; Clock module struct/bit access</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa712357f99ef5eae94a1e8a497583b52">  866</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR     _SFR(uint8_t,  CLK_AddressBase+0x00)     <span class="comment">///&lt; Internal clock register</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga18abc7321ad081ac78bafe3594679fde">  867</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR     _SFR(uint8_t,  CLK_AddressBase+0x01)     <span class="comment">///&lt; External clock register</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga775044d595b4f5e8265128d379c0c5ec">  869</a></span>&#160;<span class="preprocessor">  #define _CLK_CMSR     _SFR(uint8_t,  CLK_AddressBase+0x03)     </span><span class="comment">///&lt; Clock master status register</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa86a185adeb0a04d5761e8b8c389dafc">  870</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR      _SFR(uint8_t,  CLK_AddressBase+0x04)     <span class="comment">///&lt; Clock master switch register</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8d51190301dd7cc424664a926613034">  871</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR     _SFR(uint8_t,  CLK_AddressBase+0x05)     <span class="comment">///&lt; Clock switch control register</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac7a526ae03eae4cbb2c289cae8799d23">  872</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x06)     <span class="comment">///&lt; Clock divider register</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7215ff37307f028d95a08ac66f0c95ce">  873</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1  _SFR(uint8_t,  CLK_AddressBase+0x07)     <span class="comment">///&lt; Peripheral clock gating register 1</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0cef473b6c33f6a950dc21ab69d3393">  874</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR     _SFR(uint8_t,  CLK_AddressBase+0x08)     <span class="comment">///&lt; Clock security system register</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac4418b427c51ffc0c1a8828641f55519">  875</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x09)     <span class="comment">///&lt; Configurable clock output register</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">  876</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2  _SFR(uint8_t,  CLK_AddressBase+0x0A)     <span class="comment">///&lt; Peripheral clock gating register 2</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad850c7ae8b7db79bd9466343933356b9">  878</a></span>&#160;<span class="preprocessor">  #define _CLK_HSITRIMR _SFR(uint8_t,  CLK_AddressBase+0x0C)     </span><span class="comment">///&lt; HSI clock calibration trimming register</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59cc65b6907d95706ced2e213803e085">  879</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIMCCR  _SFR(uint8_t,  CLK_AddressBase+0x0D)     <span class="comment">///&lt; SWIM clock control register</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">/* CLK Module Reset Values */</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga864d7e45dfe688492fa03487ab1b3337">  882</a></span>&#160;<span class="preprocessor">  #define _CLK_ICKR_RESET_VALUE        ((uint8_t) 0x01)          </span><span class="comment">///&lt; Internal clock register reset value</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5744e0e12569fed46acb00381964fdae">  883</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External clock register reset value</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga66566a3352b8d436ac6b2b6fd2130407">  884</a></span>&#160;<span class="comment"></span>  #define _CLK_CMSR_RESET_VALUE        ((uint8_t) 0xE1)          <span class="comment">///&lt; Clock master status reset value</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae1db98bf1105493d11de8adbcc5eecdf">  885</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR_RESET_VALUE         ((uint8_t) 0xE1)          <span class="comment">///&lt; Clock master switch reset value</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga11236e65a4de3d5905128e7e73dcac0e">  886</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Clock switch control reset value</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga89837a77d8dfb37b6e450ebca0d86ba5">  887</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x18)          <span class="comment">///&lt; Clock divider register reset value</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9c85eb48efcda576e5c891f12400a3d9">  888</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; Peripheral clock gating register 1 reset value</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafa29b8ab9a967c3780897778aa870947">  889</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; Peripheral clock gating register 2 reset value</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3218152b4d950fb9b74841cfec3984d6">  890</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Clock security system register reset value</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cd1ab223328ce8f83928607bec6ab49">  891</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Configurable clock output register reset value</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaccb9b74352230d1953e9845d2bdaf682">  892</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_RESET_VALUE    ((uint8_t) 0x00)          <span class="comment">///&lt; HSI clock calibration trimming register reset value</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf7f07c230a2813eef61b70dfb2217a04">  893</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIMCCR_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; SWIM clock control register reset value</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">/* Internal clock register (CLK_ICKR) bits */</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59e3bbf3655c45a26ca7b48935f5e331">  896</a></span>&#160;<span class="preprocessor">  #define _CLK_HSIEN              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; High speed internal RC oscillator enable [0] (in _CLK_ICKR)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2001de22a8748cf8a357ab235106594d">  897</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIRDY             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; High speed internal oscillator ready [0] (in _CLK_ICKR)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07f276aebde7a17f03b971fcaaff002d">  898</a></span>&#160;<span class="comment"></span>  #define _CLK_FHWU               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Fast wakeup from Halt/Active-halt modes [0] (in _CLK_ICKR)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6a73c8860c8deafb33b00fd72bfe3084">  899</a></span>&#160;<span class="comment"></span>  #define _CLK_LSIEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Low speed internal RC oscillator enable [0] (in _CLK_ICKR)</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa73efb48795496677184724a14a57591">  900</a></span>&#160;<span class="comment"></span>  #define _CLK_LSIRDY             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Low speed internal oscillator ready [0] (in _CLK_ICKR)</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9fc912efa933bbf4d1296e0581182ca4">  901</a></span>&#160;<span class="comment"></span>  #define _CLK_REGAH              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Regulator power off in Active-halt mode [0] (in _CLK_ICKR)</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="comment">/* External clock register (CLK_ECKR) */</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad74b8c393b14feba581849564cbf0a94">  905</a></span>&#160;<span class="preprocessor">  #define _CLK_HSEEN              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; High speed external crystal oscillator enable [0] (in _CLK_ECKR)</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cac33e4a07cfd0b76f01e26813a3622">  906</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR_HSERDY        ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; High speed external crystal oscillator ready [0] (in _CLK_ECKR)</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">/* Clock master switch register (CLK_SWR) */</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5443f5851bd746fe6712950f889e02c8">  910</a></span>&#160;<span class="preprocessor">  #define _CLK_SWI_HSI            ((uint8_t) 0xE1)               </span><span class="comment">///&lt; write to CLK_SWR for HSI clock (in _CLK_SWR)</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga199868b7bc61a258000fb970511cbbb1">  911</a></span>&#160;<span class="comment"></span>  #define _CLK_SWI_LSI            ((uint8_t) 0xD2)               <span class="comment">///&lt; write to CLK_SWR for LSI clock (in _CLK_SWR)</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6d26d92e4f7b9b13ecd4c7c426908427">  912</a></span>&#160;<span class="comment"></span>  #define _CLK_SWI_HSE            ((uint8_t) 0xB4)               <span class="comment">///&lt; write to CLK_SWR for HSE clock (in _CLK_SWR)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="comment">/* Switch control register (CLK_SWCR) */</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae6655b157b306109375cb19f15e17e3c">  915</a></span>&#160;<span class="preprocessor">  #define _CLK_SWBSY              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Switch busy flag [0] (in _CLK_SWCR)</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga71fad84059cb397d846bac8e51ccf3d3">  916</a></span>&#160;<span class="comment"></span>  #define _CLK_SWEN               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Switch start/stop enable [0] (in _CLK_SWCR)</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab776ccf75e20be79ea58d33f235d4b34">  917</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIEN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Clock switch interrupt enable [0] (in _CLK_SWCR)</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadab0a137eb042679b62b53542da35aa7">  918</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIF               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Clock switch interrupt flag [0] (in _CLK_SWCR)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">/* Clock divider register (CLK_CKDIVR) */</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3606bd17e77915eb861162d2b07c5c69">  922</a></span>&#160;<span class="preprocessor">  #define _CLK_CPUDIV             ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; CPU clock prescaler [2:0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac01c647aafdb525aea564f81ba9cafae">  923</a></span>&#160;<span class="comment"></span>  #define _CLK_CPUDIV0            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CPU clock prescaler [0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga676bd620e5ed3f970a279d6956a840fd">  924</a></span>&#160;<span class="comment"></span>  #define _CLK_CPUDIV1            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CPU clock prescaler [1] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa63b1850016015dec5dcc9149296268e">  925</a></span>&#160;<span class="comment"></span>  #define _CLK_CPUDIV2            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CPU clock prescaler [2] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1514a54368c2612b3ee2d96a7fe42af5">  926</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV             ((uint8_t) (0x03 &lt;&lt; 3))        <span class="comment">///&lt; High speed internal clock prescaler [1:0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">  927</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV0            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; High speed internal clock prescaler [0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga10c96b162cf6bb3e0a9b97019db16ea0">  928</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV1            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; High speed internal clock prescaler [1] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">/* Peripheral clock gating register 1 (CLK_PCKENR1) */</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">  932</a></span>&#160;<span class="preprocessor">  #define _CLK_I2C                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; clock enable I2C [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">  933</a></span>&#160;<span class="comment"></span>  #define _CLK_SPI                ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; clock enable SPI [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa67864deb1f0056b38316b435fc528af">  934</a></span>&#160;<span class="comment"></span>  #define _CLK_UART1              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; clock enable UART1 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5761bc1a8c827e06813fe88f7fbebb41">  935</a></span>&#160;<span class="comment"></span>  #define _CLK_UART2              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; clock enable UART2 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaace92a88253c43f626189788631f07fe">  936</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM4_TIM6          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; clock enable TIM4/TIM6 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0199533a7062898fae53c495076f1c60">  937</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM2_TIM5          ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; clock enable TIM2/TIM5 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga28ae15c207187473dd209a226f50c9d4">  938</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM3               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; clock enable TIM3 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga128448a0f3d616a5bfd84fd2050557ba">  939</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM1               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; clock enable TIM1 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="comment">/* Clock security system register (CLK_CSSR) */</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e34da1f0548523f08942c2b9f9bb1d0">  942</a></span>&#160;<span class="preprocessor">  #define _CLK_CSSEN              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Clock security system enable [0] (in _CLK_CSSR)</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga464e2cc5d4a4d263704f87df13d3d852">  943</a></span>&#160;<span class="comment"></span>  #define _CLK_AUX                ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auxiliary oscillator connected to master clock [0] (in _CLK_CSSR)</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga84acbd8a38f3747e2efe252306288798">  944</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSDIE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Clock security system detection interrupt enable [0] (in _CLK_CSSR)</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga37220a2d54336fddf30a6259b18e895a">  945</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSD               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Clock security system detection [0] (in _CLK_CSSR)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="comment">/* Configurable clock output register (CLK_CCOR) */</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97ae1bf52095a02372e71c1eef0fec6f">  949</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOEN              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Configurable clock output enable [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacf344645f0104960ecace2498382e31b">  950</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL             ((uint8_t) (0x0F &lt;&lt; 1))        <span class="comment">///&lt; Configurable clock output selection [3:0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga934d4bbea666ddbf5670abc81f6ccf52">  951</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL0            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Configurable clock output selection [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3495f3087f36f974b88e03d07399e9c6">  952</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL1            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Configurable clock output selection [1] (in _CLK_CCOR)</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf30510e5f580a770b4f78627a6e297fa">  953</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL2            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Configurable clock output selection [2] (in _CLK_CCOR)</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacf595870096decdff026087924edc610">  954</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL3            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Configurable clock output selection [3] (in _CLK_CCOR)</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0562d60a7bb13465d5f0c8b8bfae7b69">  955</a></span>&#160;<span class="comment"></span>  #define _CLK_CCORDY             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Configurable clock output ready [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad8d15226bd8a8f64b3cdb711411e9bd7">  956</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOBSY             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Configurable clock output busy [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">/* Peripheral clock gating register 2 (CLK_PCKENR2) */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2105df11a961b15c898f55ba1a2aef3c">  961</a></span>&#160;<span class="preprocessor">  #define _CLK_AWU                ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; clock enable AWU [0] (in _CLK_PCKENR2)</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga722181d21aceccfa12ff5f03684eb0d3">  962</a></span>&#160;<span class="comment"></span>  #define _CLK_ADC                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; clock enable ADC [0] (in _CLK_PCKENR2)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa639c24110b26956cebed285a9a54014">  964</a></span>&#160;<span class="preprocessor">  #define _CLK_CAN                ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; clock enable CAN [0] (in _CLK_PCKENR2)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">/* HSI clock calibration trimming register (CLK_HSITRIMR) */</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gace84504de2b66efbd0ef8a5361ea81ab">  967</a></span>&#160;<span class="preprocessor">  #define _CLK_HSITRIM            ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; HSI trimming value (some devices only support 3 bits, see DS!) [3:0] (in _CLK_HSITRIMR)</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa06a0fd4e2db856e3bf9f81e0ad092d4">  968</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIM0           ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; HSI trimming value [0] (in _CLK_HSITRIMR)</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadcfa9fd13d2c56ad46a9b5ecbf378e4b">  969</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIM1           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; HSI trimming value [1] (in _CLK_HSITRIMR)</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabea412ab5e296e1ac12a394b41d23215">  970</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIM2           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; HSI trimming value [2] (in _CLK_HSITRIMR)</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac723544bde672a1c6e07eef10d9e86eb">  971</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIM3           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; HSI trimming value [3] (in _CLK_HSITRIMR)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="comment">/* SWIM clock control register (CLK_SWIMCCR) */</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga96cfac9f605d3117f78dc8b06f060030">  975</a></span>&#160;<span class="preprocessor">  #define _CLK_SWIMCLK            ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; SWIM clock divider [0] (in _CLK_SWIMCCR)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#endif // CLK_AddressBase</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">// Window Watchdog (WWDG)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#if defined(WWDG_AddressBase)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">  /** @brief struct for access to Window Watchdog registers (WWDG) */</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">    /** @brief WWDG Control register (WWDG_CR) */</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T       : 7;    <span class="comment">///&lt; 7-bit WWDG counter</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDGA    : 1;    <span class="comment">///&lt; WWDG activation bit (n/a if WWDG enabled by option byte)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">    /** @brief WWDR Window register (WWDG_WR) */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   W       : 7;    <span class="comment">///&lt; 7-bit window value</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"></span>    } WR;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  } <a class="code" href="struct_w_w_d_g__t.html">WWDG_t</a>;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="comment">/* Pointer to Window Watchdog registers */</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0805659aa3ffd3f906b888b0d36a3e13"> 1006</a></span>&#160;<span class="preprocessor">  #define _WWDG         _SFR(WWDG_t,   WWDG_AddressBase)         </span><span class="comment">///&lt; Window Watchdog struct/bit access</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1ab816af607b32f66b1546d9b24792f0"> 1007</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR      _SFR(uint8_t,  WWDG_AddressBase+0x00)    <span class="comment">///&lt; Window Watchdog Control register (WWDG_CR)</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafec6f0a093f5e8625f645f8d4e878228"> 1008</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR      _SFR(uint8_t,  WWDG_AddressBase+0x01)    <span class="comment">///&lt; Window Watchdog Window register (WWDG_WR)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="comment">/* WWDG Module Reset Values */</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeedd80791fab1a1faeea736ab0662c13"> 1011</a></span>&#160;<span class="preprocessor">  #define _WWDG_CR_RESET_VALUE         ((uint8_t) 0x7F)          </span><span class="comment">///&lt; Window Watchdog Control register reset value</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga01d0cc05896baaf6dab8214448728c5e"> 1012</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_RESET_VALUE         ((uint8_t) 0x7F)          <span class="comment">///&lt; Window Watchdog Window register reset value</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">/* WWDG Control register (WWDG_CR) */</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0e5fd24fce6c537bfd466d4a78b065a4"> 1015</a></span>&#160;<span class="preprocessor">  #define _WWDG_T                 ((uint8_t) (0x7F &lt;&lt; 0))        </span><span class="comment">///&lt; Window Watchdog 7-bit counter [6:0] (in _WWDG_CR)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac95a428e9233d6d6d09c8c5886eacdfc"> 1016</a></span>&#160;<span class="comment"></span>  #define _WWDG_T0                ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Window Watchdog 7-bit counter [0] (in _WWDG_CR)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga678cc37bedb816ddf6a184e62e2cebdc"> 1017</a></span>&#160;<span class="comment"></span>  #define _WWDG_T1                ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Window Watchdog 7-bit counter [1] (in _WWDG_CR)</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaac28215401fef7f85cdba203b42ee83b"> 1018</a></span>&#160;<span class="comment"></span>  #define _WWDG_T2                ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Window Watchdog 7-bit counter [2] (in _WWDG_CR)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3ef8892312292cc532f3e603862836e1"> 1019</a></span>&#160;<span class="comment"></span>  #define _WWDG_T3                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Window Watchdog 7-bit counter [3] (in _WWDG_CR)</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga34bec6328953fae0cd8d2bf47fb87b14"> 1020</a></span>&#160;<span class="comment"></span>  #define _WWDG_T4                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Window Watchdog 7-bit counter [4] (in _WWDG_CR)</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga587f5a29eddb09818e137fafc85c8274"> 1021</a></span>&#160;<span class="comment"></span>  #define _WWDG_T5                ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Window Watchdog 7-bit counter [5] (in _WWDG_CR)</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga43958d4042816f293c256a7bae81e472"> 1022</a></span>&#160;<span class="comment"></span>  #define _WWDG_T6                ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Window Watchdog 7-bit counter [6] (in _WWDG_CR)</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac621aa60d1302d4afb92a8bce8d0766f"> 1023</a></span>&#160;<span class="comment"></span>  #define _WWDG_WDGA              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Window Watchdog activation bit (n/a if WWDG enabled by option byte) [0] (in _WWDG_CR)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="comment">/* WWDR Window register (WWDG_WR) */</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga08d459e1b93d6d9cddbfa9723a1cf4db"> 1026</a></span>&#160;<span class="preprocessor">  #define _WWDG_W                 ((uint8_t) (0x7F &lt;&lt; 0))        </span><span class="comment">///&lt; Window Watchdog 7-bit window value [6:0] (in _WWDG_WR)</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0357a5c7bf624f3a0a666f08c94d4b7d"> 1027</a></span>&#160;<span class="comment"></span>  #define _WWDG_W0                ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Window Watchdog 7-bit window value [0] (in _WWDG_WR)</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b"> 1028</a></span>&#160;<span class="comment"></span>  #define _WWDG_W1                ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Window Watchdog 7-bit window value [1] (in _WWDG_WR)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf89b35348edff78c75dbd2773b0b5d12"> 1029</a></span>&#160;<span class="comment"></span>  #define _WWDG_W2                ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Window Watchdog 7-bit window value [2] (in _WWDG_WR)</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga89a480bee4362b18cac9681b24433c18"> 1030</a></span>&#160;<span class="comment"></span>  #define _WWDG_W3                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Window Watchdog 7-bit window value [3] (in _WWDG_WR)</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ff9b0ed30555c7869ff53ce385e3b32"> 1031</a></span>&#160;<span class="comment"></span>  #define _WWDG_W4                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Window Watchdog 7-bit window value [4] (in _WWDG_WR)</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf07e1b7a4479b77cc9d3774e8d1858c3"> 1032</a></span>&#160;<span class="comment"></span>  #define _WWDG_W5                ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Window Watchdog 7-bit window value [5] (in _WWDG_WR)</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9ce288ba632a50c7dfd91f764f32c8de"> 1033</a></span>&#160;<span class="comment"></span>  #define _WWDG_W6                ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Window Watchdog 7-bit window value [6] (in _WWDG_WR)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#endif // WWDG_AddressBase</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">// Independent Timeout Watchdog (IWDG)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#if defined(IWDG_AddressBase)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">  /** @brief struct for access to Independent Timeout Watchdog registers (IWDG) */</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">    /** @brief IWDG Key register (IWDG_KR) */</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> KEY       : 8;  <span class="comment">///&lt; IWDG Key</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"></span>    } KR;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">    /** @brief IWDG Prescaler register (IWDG_PR) */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRE     : 3;  <span class="comment">///&lt; Prescaler divider</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"></span>    } PR;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">    /** @brief IWDG Reload register (IWDG_RLR) */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RL        : 8;  <span class="comment">///&lt; IWDG Reload value</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"></span>    } RLR;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  } <a class="code" href="struct_i_w_d_g__t.html">IWDG_t</a>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="comment">/* Pointer to Independent Timeout Watchdog registers */</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeab11bc629203f764f7b31ee4d07aa6d"> 1069</a></span>&#160;<span class="preprocessor">  #define _IWDG         _SFR(IWDG_t,   IWDG_AddressBase)         </span><span class="comment">///&lt; Independent Timeout Watchdog struct/bit access</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79"> 1070</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    <span class="comment">///&lt; Independent Timeout Watchdog Key register (IWDG_KR)</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9db1f6ea905cc7afda429d913b90b2b9"> 1071</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    <span class="comment">///&lt; Independent Timeout Watchdog Prescaler register (IWDG_PR)</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3b9a49f1bb7940087c77b12304fe9364"> 1072</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    <span class="comment">///&lt; Independent Timeout Watchdog Reload register (IWDG_RLR)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="comment">/* IWDG Module Reset Values */</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3e308017bceb71e0a744efe4d34de6a5"> 1075</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler register reset value</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga656171bb413ef9421fdc289808a4ebe9"> 1076</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; Independent Timeout Watchdog Reload register reset value</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="comment">/* IWDG Key register (IWDG_KR) keys */</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae24b006d5a87c461a1e5b3ab9e4c2e48"> 1079</a></span>&#160;<span class="preprocessor">  #define _IWDG_KEY_ENABLE        ((uint8_t) 0xCC)               </span><span class="comment">///&lt; Independent Timeout Watchdog enable (in _IWDG_KR)</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7737c837d02afdd8969ed28f184d33f1"> 1080</a></span>&#160;<span class="comment"></span>  #define _IWDG_KEY_REFRESH       ((uint8_t) 0xAA)               <span class="comment">///&lt; Independent Timeout Watchdog refresh (in _IWDG_KR)</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadf5fc0653294cfee938d2aab9981396d"> 1081</a></span>&#160;<span class="comment"></span>  #define _IWDG_KEY_ACCESS        ((uint8_t) 0x55)               <span class="comment">///&lt; Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="comment">/* IWDG Prescaler register (IWDG_PR) bits */</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad79fa3811d084e0d167e7d550b5ec94c"> 1084</a></span>&#160;<span class="preprocessor">  #define _IWDG_PRE               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR)</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaec49e207974a6ecb999e2b5e73d1c372"> 1085</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR)</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad2e5c614224ad956a2d61aa835f5c430"> 1086</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR)</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf42130218ba2ec781b14db4e1321ad02"> 1087</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#endif // IWDG_AddressBase</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// Auto Wake-Up Module (AWU)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#if defined(AWU_AddressBase)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">  /** @brief struct for cofiguring the Auto Wake-Up Module (AWU) */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">    /** @brief AWU Control/status register (AWU_CSR) */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSR     : 1;    <span class="comment">///&lt; LSI measurement enable</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUEN   : 1;    <span class="comment">///&lt; Auto-wakeup enable</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUF    : 1;    <span class="comment">///&lt; Auto-wakeup flag</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">    /** @brief AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   APRE    : 6;    <span class="comment">///&lt; Asynchronous prescaler divider</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"></span>    } APR;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">    /** @brief AWU Timebase selection register (AWU_TBR) */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUTB   : 4;    <span class="comment">///&lt; Auto-wakeup timebase selection</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"></span>    } TBR;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  } <a class="code" href="struct_a_w_u__t.html">AWU_t</a>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="comment">/* Pointer to AWU registers */</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad33730d8b3d5d35cd03539b7daddd369"> 1128</a></span>&#160;<span class="preprocessor">  #define _AWU          _SFR(AWU_t,    AWU_AddressBase)          </span><span class="comment">///&lt; Auto Wake-Up struct/bit access</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaded9e5807774aa0dd0077e056c5622ca"> 1129</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     <span class="comment">///&lt; Auto Wake-Up Control/status register (AWU_CSR)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga69e00aa258ea4a7ad643252b3e8ec779"> 1130</a></span>&#160;<span class="comment"></span>  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register (AWU_APR)</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad9966791d20b224abd1b21ef11e7504c"> 1131</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     <span class="comment">///&lt; Auto Wake-Up Timebase selection register (AWU_TBR)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="comment">/* AWU Module Reset Values */</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf9b1517f28801a70a24c9322b182f03"> 1134</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Auto Wake-Up Control/status register reset value</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad271f680cb4d73b020a13bac440a56fa"> 1135</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register reset value</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57561fdf166636c49380e227e742554b"> 1136</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; Auto Wake-Up Timebase selection register reset value</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">/* AWU Control/status register (AWU_CSR) */</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae77b389e1670fbe74ec86ba81cb6cbeb"> 1139</a></span>&#160;<span class="preprocessor">  #define _AWU_MSR                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga496f1ce02fa339788ccdc3c991f23de6"> 1141</a></span>&#160;<span class="preprocessor">  #define _AWU_AWUEN              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Auto-wakeup enable [0] (in _AWU_CSR)</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae"> 1142</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUF               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Auto-wakeup status flag [0] (in _AWU_CSR)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf4890142f9aa08581bcd35de6eec1865"> 1146</a></span>&#160;<span class="preprocessor">  #define _AWU_APRE               ((uint8_t) (0x3F &lt;&lt; 0))        </span><span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR)</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab570599ae343e26a26b8b66c6b142447"> 1147</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad9a1d55df678f679280df6ecebf2882c"> 1148</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga978e26933f21eded9b37d35c85ae9fb7"> 1149</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR)</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad82ccb5fa00935eddf1fb798c61f5a89"> 1150</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR)</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga99af5f230510ae93363cd82fd4e0e316"> 1151</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE4              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR)</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaee7d2d18ac56a07d3c0136ab6943db07"> 1152</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE5              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"> 1156</a></span>&#160;<span class="preprocessor">  #define _AWU_AWUTB              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; Auto-wakeup timebase selection [3:0] (in _AWU_APR)</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0722500310e87b5083164cddf259e05d"> 1157</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Auto-wakeup timebase selection [0] (in _AWU_APR)</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaa7add1244d37308f1714077acc5a8dd"> 1158</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auto-wakeup timebase selection [1] (in _AWU_APR)</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga29e1864ad2304a5998ab8f34e2a3cddd"> 1159</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Auto-wakeup timebase selection [2] (in _AWU_APR)</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6bb540368c275f65a8f8804adf890c6f"> 1160</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Auto-wakeup timebase selection [3] (in _AWU_APR)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#endif // AWU_AddressBase</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">// Beeper module BEEP (all devices, may require option byte change)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#if defined(BEEP_AddressBase)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">  /** @brief struct for beeper control (BEEP) */</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">    /** @brief Beeper control/status register (BEEP_CSR) */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPDIV : 5;    <span class="comment">///&lt; Beep clock prescaler divider</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPEN  : 1;    <span class="comment">///&lt; Beep enable</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPSEL : 2;    <span class="comment">///&lt; Beeper frequency selectiouint8_tn</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  } <a class="code" href="struct_b_e_e_p__t.html">BEEP_t</a>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="comment">/* Pointer to BEEP registers */</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0edfa48316e450aaa370938de228fd25"> 1185</a></span>&#160;<span class="preprocessor">  #define _BEEP         _SFR(BEEP_t,   BEEP_AddressBase)         </span><span class="comment">///&lt; Beeper struct/bit access</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga986ddf0035c4ab7eb8a85a00108ed618"> 1186</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR     _SFR(uint8_t,  BEEP_AddressBase+0x00)    <span class="comment">///&lt; Beeper control/status register (BEEP_CSR)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="comment">/* BEEP Module Reset Values */</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga865e42dd546ae89cc22f516211414b00"> 1189</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_RESET_VALUE        ((uint8_t) 0x1F)          </span><span class="comment">///&lt; Beeper control/status register reset value</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="comment">/* Beeper control/status register (BEEP_CSR) */</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1f5d4f192a09dabe0df309b578f9fbac"> 1192</a></span>&#160;<span class="preprocessor">  #define _BEEP_BEEPDIV           ((uint8_t) (0x1F &lt;&lt; 0))        </span><span class="comment">///&lt; Beeper clock prescaler divider [4:0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacd56ee7d42ee7675038dc18c59c7d20f"> 1193</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV0          ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Beeper clock prescaler divider [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabbf8b12d8d980bcf73abfe16a11fc509"> 1194</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Beeper clock prescaler divider [1] (in _BEEP_CSR)</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4c30d9550287a6168beeedaaf6f1da57"> 1195</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Beeper clock prescaler divider [2] (in _BEEP_CSR)</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9d42936f89310cf765f1d7e6d22ce3f9"> 1196</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Beeper clock prescaler divider [3] (in _BEEP_CSR)</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga275be3d9b8d8a9b1385b063c1caceb31"> 1197</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Beeper clock prescaler divider [4] (in _BEEP_CSR)</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa12dae4e4d7cbddfd25e510ca17c6af9"> 1198</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPEN            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Beeper enable [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae"> 1199</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL           ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; Beeper frequency selection [1:0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga108fa0bdd9d214295ef17cbca1f66c79"> 1200</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL0          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Beeper frequency selection [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2fef4d5f57efee65556946d4cc0bd0a4"> 1201</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL1          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Beeper frequency selection [1] (in _BEEP_CSR)</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#endif // BEEP_AddressBase</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">// Serial Peripheral Interface SPI</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#if defined(SPI_AddressBase)</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">  /** @brief struct for controlling SPI module (SPI) */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">    /** @brief SPI control register 1 (SPI_CR1) */</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA     : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL     : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSTR     : 1;    <span class="comment">///&lt; Master/slave selection</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BR       : 3;    <span class="comment">///&lt; Baudrate control</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPE      : 1;    <span class="comment">///&lt; SPI enable</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSBFIRST : 1;    <span class="comment">///&lt; Frame format</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">    /** @brief SPI control register 2 (SPI_CR2) */</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSI     : 1;    <span class="comment">///&lt; Internal slave select</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSM     : 1;    <span class="comment">///&lt; Software slave management</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXONLY  : 1;    <span class="comment">///&lt; Receive only</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCNEXT : 1;    <span class="comment">///&lt; Transmit CRC next</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCEN   : 1;    <span class="comment">///&lt; Hardware CRC calculation enable</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDOE    : 1;    <span class="comment">///&lt; Input/Output enable in bidirectional mode</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDM     : 1;    <span class="comment">///&lt; Bidirectional data mode enable</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">    /** @brief SPI interrupt control register (SPI_ICR) */</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKIE    : 1;    <span class="comment">///&lt; Wakeup interrupt enable</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXIE    : 1;    <span class="comment">///&lt; Rx buffer not empty interrupt enable</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXIE    : 1;    <span class="comment">///&lt; Tx buffer empty interrupt enable</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"></span>    } ICR;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">    /** @brief SPI status register (SPI_SR) */</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Receive buffer not empty</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit buffer empty</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUP    : 1;    <span class="comment">///&lt; Wakeup flag</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCERR  : 1;    <span class="comment">///&lt; CRC error flag</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MODF    : 1;    <span class="comment">///&lt; Mode fault</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR     : 1;    <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BSY     : 1;    <span class="comment">///&lt; Busy flag</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">    /** @brief SPI data register (SPI_DR) */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; SPI data</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">    /** @brief SPI CRC polynomial register (SPI_CRCPR) */</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CRCPOLY : 8;    <span class="comment">///&lt; CRC polynomial register</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment"></span>    } CRCPR;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">    /** @brief SPI Rx CRC register (SPI_RXCRCR) */</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RxCRC   : 8;    <span class="comment">///&lt; Rx CRC Register</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"></span>    } RXCRCR;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">    /** @brief SPI Tx CRC register (SPI_TXCRCR) */</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TxCRC   : 8;    <span class="comment">///&lt; Tx CRC register</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"></span>    } TXCRCR;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  } <a class="code" href="struct_s_p_i__t.html">SPI_t</a>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9e44ba356b97be27806db7f96ff527d"> 1288</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _SPI        _SFR(SPI_t,      SPI_AddressBase)          </span><span class="comment">///&lt; SPI struct/bit access</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9d9fcc2e6142abdc27688f2499b9a4e4"> 1289</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1    _SFR(uint8_t,    SPI_AddressBase+0x00)     <span class="comment">///&lt; SPI control register 1</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4f025b4cd374f51e9374903e35ecd5bc"> 1290</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2    _SFR(uint8_t,    SPI_AddressBase+0x01)     <span class="comment">///&lt; SPI control register 2</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa86c616f7196030be4f144e5c85a5102"> 1291</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR    _SFR(uint8_t,    SPI_AddressBase+0x02)     <span class="comment">///&lt; SPI interrupt control register</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7bb3484d96be895cde965beae5cc3268"> 1292</a></span>&#160;<span class="comment"></span>  #define _SPI_SR     _SFR(uint8_t,    SPI_AddressBase+0x03)     <span class="comment">///&lt; SPI status register</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga46126584466df95dc574255363696bf2"> 1293</a></span>&#160;<span class="comment"></span>  #define _SPI_DR     _SFR(uint8_t,    SPI_AddressBase+0x04)     <span class="comment">///&lt; SPI data register</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga361987313d086b5d37c4ae4ac50464db"> 1294</a></span>&#160;<span class="comment"></span>  #define _SPI_CRCPR  _SFR(uint8_t,    SPI_AddressBase+0x05)     <span class="comment">///&lt; SPI CRC polynomial register</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab15432027e0539f737290604326beced"> 1295</a></span>&#160;<span class="comment"></span>  #define _SPI_RXCRCR _SFR(uint8_t,    SPI_AddressBase+0x06)     <span class="comment">///&lt; SPI Rx CRC register</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabf8600887cac39ba16232ab1afadb2d4"> 1296</a></span>&#160;<span class="comment"></span>  #define _SPI_TXCRCR _SFR(uint8_t,    SPI_AddressBase+0x07)     <span class="comment">///&lt; SPI Tx CRC register</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="comment">/* SPI Module Reset Values */</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga393c498f4f0c95becd749a0aa3b83696"> 1299</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; SPI Control Register 1 reset value</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga02528613772f477e86b6c3ffb660077a"> 1300</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Control Register 2 reset value</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafe4d0dd3006f3ce3796cfebb7ece5940"> 1301</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Interrupt Control Register reset value</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6da01a65f0efbb1f0e085e2f6ea2801c"> 1302</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_RESET_VALUE          ((uint8_t) 0x02)          <span class="comment">///&lt; SPI Status Register reset value</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0f53557c4a46029ab6fe567505971566"> 1303</a></span>&#160;<span class="comment"></span>  #define _SPI_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Data Register reset value</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1c57c23141e6b757002123237353ebe9"> 1304</a></span>&#160;<span class="comment"></span>  #define _SPI_CRCPR_RESET_VALUE       ((uint8_t) 0x07)          <span class="comment">///&lt; SPI Polynomial Register reset value</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6019cd060316840e1ae2b10d742606ad"> 1305</a></span>&#160;<span class="comment"></span>  #define _SPI_RXCRCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SPI RX CRC Register reset value</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d17fbed8ead7c2355ad75b8fb403056"> 1306</a></span>&#160;<span class="comment"></span>  #define _SPI_TXCRCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SPI TX CRC Register reset value</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="comment">/* SPI control register 1 (SPI_CR1) */</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafdae03f63038888e54414d18e6dc4a71"> 1309</a></span>&#160;<span class="preprocessor">  #define _SPI_CPHA             ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Clock phase [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabafac7212013220a7560517068269dc7"> 1310</a></span>&#160;<span class="comment"></span>  #define _SPI_CPOL             ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Clock polarity [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga590cdc011d5af04357b200ee5d072853"> 1311</a></span>&#160;<span class="comment"></span>  #define _SPI_MSTR             ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; SPI Master/slave selection [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga29d1387ef9ecb5df0efe9f638b2c7e53"> 1312</a></span>&#160;<span class="comment"></span>  #define _SPI_BR               ((uint8_t) (0x07 &lt;&lt; 3))          <span class="comment">///&lt; SPI Baudrate control [2:0] (in _SPI_CR1)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaced8e9217d55d1508f3f77828066abc8"> 1313</a></span>&#160;<span class="comment"></span>  #define _SPI_BR0              ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; SPI Baudrate control [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5eb90fb7e168dd2ba355813654514062"> 1314</a></span>&#160;<span class="comment"></span>  #define _SPI_BR1              ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; SPI Baudrate control [1] (in _SPI_CR1)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8555e95e4d72041d5e1d97d829a69ee"> 1315</a></span>&#160;<span class="comment"></span>  #define _SPI_BR2              ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Baudrate control [2] (in _SPI_CR1)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga11650dff427722ee5c08bcdcf16adca8"> 1316</a></span>&#160;<span class="comment"></span>  #define _SPI_SPE              ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI enable [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa3eef494f9f03378a89e462c960a9e66"> 1317</a></span>&#160;<span class="comment"></span>  #define _SPI_LSBFIRST         ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Frame format [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="comment">/* SPI control register 2 (SPI_CR2) */</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6720afafc956dd8595b6309ae42dba59"> 1320</a></span>&#160;<span class="preprocessor">  #define _SPI_SSI              ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Internal slave select [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9f7f721c038b8e20043da9d9f110e8ae"> 1321</a></span>&#160;<span class="comment"></span>  #define _SPI_SSM              ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Software slave management [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga115054d5fa9902d1dba1885c35c61ae5"> 1322</a></span>&#160;<span class="comment"></span>  #define _SPI_RXONLY           ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; SPI Receive only [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga253d556b80a1a7e6eb07f0262ddf1302"> 1324</a></span>&#160;<span class="preprocessor">  #define _SPI_CRCNEXT          ((uint8_t) (0x01 &lt;&lt; 4))          </span><span class="comment">///&lt; SPI Transmit CRC next [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4a843ad7676c4ec94c9c1cab3fa28d72"> 1325</a></span>&#160;<span class="comment"></span>  #define _SPI_CRCEN            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Hardware CRC calculation enable [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab83cc9c5e72e85943a314a1f6a2a39f3"> 1326</a></span>&#160;<span class="comment"></span>  #define _SPI_BDOE             ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad9bf354ded8e43dcdb8f7f3c072d706d"> 1327</a></span>&#160;<span class="comment"></span>  #define _SPI_BDM              ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Bidirectional data mode enable [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="comment">/* SPI interrupt control register (SPI_ICR) */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b"> 1331</a></span>&#160;<span class="preprocessor">  #define _SPI_WKIE             ((uint8_t) (0x01 &lt;&lt; 4))          </span><span class="comment">///&lt; SPI Wakeup interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaee02648305bc1b324462606db8f5939b"> 1332</a></span>&#160;<span class="comment"></span>  #define _SPI_ERRIE            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Error interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad46be9708567520aa187ddb8129dc244"> 1333</a></span>&#160;<span class="comment"></span>  #define _SPI_RXIE             ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7749a7ff47588ab56507e4a96d1e6af0"> 1334</a></span>&#160;<span class="comment"></span>  #define _SPI_TXIE             ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="comment">/* SPI status register (SPI_SR) */</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga990f024eb5fe894ef70ab923cb3674a0"> 1337</a></span>&#160;<span class="preprocessor">  #define _SPI_RXNE             ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Receive buffer not empty [0] (in _SPI_SR)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72fb8783a598211f7c3ce97cdfe26522"> 1338</a></span>&#160;<span class="comment"></span>  #define _SPI_TXE              ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Transmit buffer empty [0] (in _SPI_SR)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac9beb5a02fed03b6e733adba54c4410e"> 1340</a></span>&#160;<span class="preprocessor">  #define _SPI_WKUP             ((uint8_t) (0x01 &lt;&lt; 3))          </span><span class="comment">///&lt; SPI Wakeup flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2b1a9217cc869bc97228cb101ce6d23b"> 1341</a></span>&#160;<span class="comment"></span>  #define _SPI_CRCERR           ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; SPI CRC error flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga16718c7cefad6ea5aae7872183d1d11c"> 1342</a></span>&#160;<span class="comment"></span>  #define _SPI_MODF             ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Mode fault [0] (in _SPI_SR)</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacb1a438d449f1c27dfc5106a1b984a30"> 1343</a></span>&#160;<span class="comment"></span>  #define _SPI_OVR              ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Overrun flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaee1a571af4d823f1372acde769c8e368"> 1344</a></span>&#160;<span class="comment"></span>  #define _SPI_BSY              ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Busy flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#endif // SPI_AddressBase</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">// I2C Bus Interface</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#if defined(I2C_AddressBase)</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">  /** @brief struct for controlling I2C module (I2C) */</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">    /** @brief I2C Control register 1 (I2C_CR1) */</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE        : 1;    <span class="comment">///&lt; Peripheral enable</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ENGC      : 1;    <span class="comment">///&lt; General call enable</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOSTRETCH : 1;    <span class="comment">///&lt; Clock stretching disable (Slave mode)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">    /** @brief I2C Control register 2 (I2C_CR2) */</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START     : 1;    <span class="comment">///&lt; Start generation</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP      : 1;    <span class="comment">///&lt; Stop generation</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ACK       : 1;    <span class="comment">///&lt; Acknowledge enable</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POS       : 1;    <span class="comment">///&lt; Acknowledge position (for data reception)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWRST     : 1;    <span class="comment">///&lt; Software reset</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">    /** @brief I2C Frequency register (I2C_FREQR) */</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FREQ      : 6;    <span class="comment">///&lt; Peripheral clock frequency</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"></span>    } FREQR;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">    /** @brief I2C own address register low byte (I2C_OARL) */</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD0      : 1;    <span class="comment">///&lt; Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address [7:1]</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"></span>    } OARL;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">    /** @brief I2C own address register high byte (I2C_OARH) */</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 2;    <span class="comment">///&lt; Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDCONF   : 1;    <span class="comment">///&lt; Address mode configuration (must always be written as â€˜1â€™)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDMODE   : 1;    <span class="comment">///&lt; 7-/10-bit addressing mode (Slave mode)</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"></span>    } OARH;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    uint8_t         res[1];</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">    /** @brief I2C data register (I2C_DR) */</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; I2C data</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">    /** @brief I2C Status register 1 (I2C_SR1) */</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SB        : 1;    <span class="comment">///&lt; Start bit (Mastermode)</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR      : 1;    <span class="comment">///&lt; Address sent (master mode) / matched (slave mode)</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BTF       : 1;    <span class="comment">///&lt; Byte transfer finished</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD10     : 1;    <span class="comment">///&lt; 10-bit header sent (Master mode)</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOPF     : 1;    <span class="comment">///&lt; Stop detection (Slave mode)</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE      : 1;    <span class="comment">///&lt; Data register not empty (receivers)</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE       : 1;    <span class="comment">///&lt; Data register empty (transmitters)</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">    /** @brief I2C Status register 2 (I2C_SR2) */</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BERR      : 1;    <span class="comment">///&lt; Bus error</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARLO      : 1;    <span class="comment">///&lt; Arbitration lost (master mode)</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AF        : 1;    <span class="comment">///&lt; Acknowledge failure</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR       : 1;    <span class="comment">///&lt; Overrun/underrun</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WUFH      : 1;    <span class="comment">///&lt; Wakeup from Halt</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment"></span>    } SR2;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">    /** @brief I2C Status register 3 (I2C_SR3) */</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSL       : 1;    <span class="comment">///&lt; Master/Slave</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BUSY      : 1;    <span class="comment">///&lt; Bus busy</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRA       : 1;    <span class="comment">///&lt; Transmitter/Receiver</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   GENCALL   : 1;    <span class="comment">///&lt; General call header (Slavemode)</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment"></span>    } SR3;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">    /** @brief I2C Interrupt register (I2C_ITR) */</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITERREN   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEVTEN   : 1;    <span class="comment">///&lt; Event interrupt enable</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITBUFEN   : 1;    <span class="comment">///&lt; Buffer interrupt enable</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment"></span>    } ITR;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">    /** @brief I2C Clock control register low byte (I2C_CCRL) */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 8;    <span class="comment">///&lt; Clock control register (Master mode)</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"></span>    } CCRL;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">    /** @brief I2C Clock control register high byte (I2C_CCRH) */</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 4;    <span class="comment">///&lt; Clock control register in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUTY      : 1;    <span class="comment">///&lt; Fast mode duty cycle</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FS        : 1;    <span class="comment">///&lt; I2C master mode selection</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"></span>    } CCRH;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">    /** @brief I2C rise time register (I2C_TRISER) */</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRISE     : 6;    <span class="comment">///&lt; Maximum rise time in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment"></span>    } TRISER;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">    /** @brief Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9) */</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    uint8_t         res2[1];</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  } <a class="code" href="struct_i2_c__t.html">I2C_t</a>;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga652434952edf35361b67df1e7c003cf1"> 1485</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _I2C        _SFR(I2C_t,      I2C_AddressBase)          </span><span class="comment">///&lt; I2C struct/bit access</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6f2931a5b93d432193b1c694ff8a30b9"> 1486</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     <span class="comment">///&lt; I2C Control register 1</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga70111f44c2d04e68b193ccd1ea2c0fe6"> 1487</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     <span class="comment">///&lt; I2C Control register 2</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8d48c46a717b1cee08069dbc9903ad6"> 1488</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     <span class="comment">///&lt; I2C Frequency register</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaafaef0e49b3623907ba52fd9d8fb390"> 1489</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL   _SFR(uint8_t,    I2C_AddressBase+0x03)     <span class="comment">///&lt; I2C own address register low byte</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8baff2a0ac44ba2cdeb0628661641475"> 1490</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH   _SFR(uint8_t,    I2C_AddressBase+0x04)     <span class="comment">///&lt; I2C own address register high byte</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae8918e9208528a94e457c29fcb46db4f"> 1492</a></span>&#160;<span class="preprocessor">  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     </span><span class="comment">///&lt; I2C data register</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9a2eb9d4c886151585978f66fd80f4d2"> 1493</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     <span class="comment">///&lt; I2C Status register 1</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafe3c89059c4294e39a47011444ae4a29"> 1494</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     <span class="comment">///&lt; I2C Status register 2</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab223d9454cd6f0158a216a4b9bbb9027"> 1495</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     <span class="comment">///&lt; I2C Status register 3</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad3136622895b986271aba1e3a4d4c0f0"> 1496</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     <span class="comment">///&lt; I2C Interrupt register</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaff34045e4691af531348744328f8f19a"> 1497</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     <span class="comment">///&lt; I2C Clock control register low byte</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad1a166db6841a2da3b5326a1c85d2dae"> 1498</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     <span class="comment">///&lt; I2C Clock control register high byte</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga618f31047ebb9762715495558836fc5f"> 1499</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     <span class="comment">///&lt; I2C rise time register</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="comment">/* I2C Module Reset Values */</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga717418aca058678340babf80920fcd48"> 1503</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; I2C Control register 1 reset value</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc"> 1504</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Control register 2 reset value</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4e29ba197771d0483a654ffd555d6ef7"> 1505</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Frequency register reset value</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac1d038a1bb7e5374b7ab79ac5e147ae1"> 1506</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register low byte reset value</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga715ee8ccd875990155c0cb1cfcfb54ca"> 1507</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register high byte reset value</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad54a55d3f2d409dad7434aa1aa9ba0c4"> 1508</a></span>&#160;<span class="comment"></span>  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; I2C data register reset value</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab2867dfbe04d633919aa334bc17315b6"> 1509</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 1 reset value</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed40504a91b659f709803ec2c644c9ed"> 1510</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 2 reset value</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1104c7b3464a5cc2e608fc1efe01f977"> 1511</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 3 reset value</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga145eedd92c93ccc2bdaba27220e447c3"> 1512</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Interrupt register reset value</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0d600a878a58f3ce77af6502787d9db5"> 1513</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register low byte reset value</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3195eafb353b4fa0fb318321b94074cb"> 1514</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register high byte reset value</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6bc8f4690acc04eb606cad04b7915fa5"> 1515</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          <span class="comment">///&lt; I2C rise time register reset value</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="comment">/* I2C Control register 1 (I2C_CR1) */</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95a7a84abec743aa32095c0df072f20b"> 1518</a></span>&#160;<span class="preprocessor">  #define _I2C_PE               ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Peripheral enable [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8cb9aad2dd24552d98c70f04f67029ff"> 1520</a></span>&#160;<span class="preprocessor">  #define _I2C_ENGC             ((uint8_t) (0x01 &lt;&lt; 6))          </span><span class="comment">///&lt; I2C General call enable [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae48725c10fe5a409e73f4884c05c86c4"> 1521</a></span>&#160;<span class="comment"></span>  #define _I2C_NOSTRETCH        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="comment">/* I2C Control register 2 (I2C_CR2) */</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5974cda6843dd1976707f906685ae280"> 1524</a></span>&#160;<span class="preprocessor">  #define _I2C_START            ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Start generation [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaad00fcd831057083b2bdcaa421851b3f"> 1525</a></span>&#160;<span class="comment"></span>  #define _I2C_STOP             ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; I2C Stop generation [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5f10fd666beebf60ad4238342168f7d3"> 1526</a></span>&#160;<span class="comment"></span>  #define _I2C_ACK              ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; I2C Acknowledge enable [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a0cd16b0715782ebafbad9fb6004367"> 1527</a></span>&#160;<span class="comment"></span>  #define _I2C_POS              ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; I2C Acknowledge position (for data reception) [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0af662d9b8b4be95c17333d505609841"> 1529</a></span>&#160;<span class="preprocessor">  #define _I2C_SWRST            ((uint8_t) (0x01 &lt;&lt; 7))          </span><span class="comment">///&lt; I2C Software reset [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="comment">/* I2C Frequency register (I2C_FREQR) */</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc"> 1532</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQ             ((uint8_t) (0x3F &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Peripheral clock frequency [5:0] (in _I2C_FREQR)</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95f6ae1e4190881a6cbb440f330eea14"> 1533</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ0            ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; I2C Peripheral clock frequency [0] (in _I2C_FREQR)</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1ad671f118c7b9064f9acf0696a7f617"> 1534</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ1            ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; I2C Peripheral clock frequency [1] (in _I2C_FREQR)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga736a1a842a3cb7bd919b60d48563981a"> 1535</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ2            ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; I2C Peripheral clock frequency [2] (in _I2C_FREQR)</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac167bf5aa087cb5acd504f4faff98058"> 1536</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ3            ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; I2C Peripheral clock frequency [3] (in _I2C_FREQR)</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaebd48190bdd6f6565b61e3ebe9c635eb"> 1537</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ4            ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; I2C Peripheral clock frequency [4] (in _I2C_FREQR)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaced88d1049953f40f92df6a0f48c596c"> 1538</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ5            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; I2C Peripheral clock frequency [5] (in _I2C_FREQR)</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="comment">/* I2C own address register low byte (I2C_OARL) */</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga450a708bbd287b0b7941bd9e964423d3"> 1542</a></span>&#160;<span class="preprocessor">  #define _I2C_ADD0            ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Interface address [0] (in 10-bit address mode) (in _I2C_OARL)</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa480199be6af4b09ef01ea4887da3554"> 1543</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address [1] (in _I2C_OARL)</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab61f9586c46f10b0f2f070f4ecc89868"> 1544</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address [2] (in _I2C_OARL)</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a9b8ca7726f0b5ee732d0d29b1ced16"> 1545</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD3            ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Interface address [3] (in _I2C_OARL)</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae80f65e4586b30595bbd3f84b9b91229"> 1546</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD4            ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Interface address [4] (in _I2C_OARL)</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga98a5cfd3f605c7aaf77286f65ea92130"> 1547</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD5            ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Interface address [5] (in _I2C_OARL)</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaac6b9559f8097ce76223d7ba69b03564"> 1548</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD6            ((uint8_t) (0x01 &lt;&lt; 6))           <span class="comment">///&lt; I2C Interface address [6] (in _I2C_OARL)</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5a550306cac9917bc4fc3c1240bacddb"> 1549</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD7            ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Interface address [7] (in _I2C_OARL)</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="comment">/* I2C own address register high byte (I2C_OARH) */</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6b68f7459490f079d2743806b8adcc1a"> 1553</a></span>&#160;<span class="preprocessor">  #define _I2C_ADD_8_9         ((uint8_t) (0x03 &lt;&lt; 1))           </span><span class="comment">///&lt; I2C Interface address [9:8] (in 10-bit address mode) (in _I2C_OARH)</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23165280807da23f55765c68c6dc32fd"> 1554</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD8            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address [8] (in _I2C_OARH)</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga98e75e5042e1d727c930664ae84ec30e"> 1555</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD9            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address [9] (in _I2C_OARH)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2e54c0bbaa290c21c460a327e57bc17f"> 1557</a></span>&#160;<span class="preprocessor">  #define _I2C_ADDCONF         ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Address mode configuration [0] (in _I2C_OARH)</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5382660fab56b52d48f63bf7e79a3bbd"> 1558</a></span>&#160;<span class="comment"></span>  #define _I2C_ADDMODE         ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OARH)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="comment">/* I2C Status register 1 (I2C_SR1) */</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga933f1e6be59e9a0e3d8270b01403b15f"> 1561</a></span>&#160;<span class="preprocessor">  #define _I2C_SB              ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Start bit (Mastermode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafec2ed9ce57bef72fc74c146a46d9b3c"> 1562</a></span>&#160;<span class="comment"></span>  #define _I2C_ADDR            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Address sent (master mode) / matched (slave mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga53543c795e564534bcd9d78522481f35"> 1563</a></span>&#160;<span class="comment"></span>  #define _I2C_BTF             ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Byte transfer finished [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2db55dc7a535ebcb9014135db25c374d"> 1564</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD10           ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad1cd8af28eb094b6db82ecdbdd7ceacb"> 1565</a></span>&#160;<span class="comment"></span>  #define _I2C_STOPF           ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Stop detection (Slave mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment"></span>  // reserved [5]</div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c"> 1567</a></span>&#160;<span class="preprocessor">  #define _I2C_RXNE            ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Data register not empty (receivers) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga03291e5b89e0c7bbf2da92b27026ce03"> 1568</a></span>&#160;<span class="comment"></span>  #define _I2C_TXE             ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Data register empty (transmitters) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="comment">/* I2C Status register 2 (I2C_SR2) */</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0cf440dc86ef78b04eda812ee77a4db8"> 1571</a></span>&#160;<span class="preprocessor">  #define _I2C_BERR            ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Bus error [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac7d08dcc18604b3da2397d4d2a69ed32"> 1572</a></span>&#160;<span class="comment"></span>  #define _I2C_ARLO            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Arbitration lost (master mode) [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaad92ddb67ea08324cc0e55eb41d5f332"> 1573</a></span>&#160;<span class="comment"></span>  #define _I2C_AF              ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Acknowledge failure [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3e36035f1f50835aed5f41268b75effa"> 1574</a></span>&#160;<span class="comment"></span>  #define _I2C_OVR             ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Overrun/underrun [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa8b03bacfb7491227a40b3a03e805d5c"> 1576</a></span>&#160;<span class="preprocessor">  #define _I2C_WUFH            ((uint8_t) (0x01 &lt;&lt; 5))           </span><span class="comment">///&lt; I2C Wakeup from Halt [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="comment">/* I2C Status register 3 (I2C_SR3) */</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga42d84bccdcacaae798b5e1ec3f41295c"> 1580</a></span>&#160;<span class="preprocessor">  #define _I2C_MSL             ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Master/Slave [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga100568139d23d25edeebcd8276c268b5"> 1581</a></span>&#160;<span class="comment"></span>  #define _I2C_BUSY            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Bus busy [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga69886fb2d17dc0999773012d6fc1d7ba"> 1582</a></span>&#160;<span class="comment"></span>  #define _I2C_TRA             ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Transmitter/Receiver [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga46d13882fca723a94bb57fbd340a5052"> 1584</a></span>&#160;<span class="preprocessor">  #define _I2C_GENCALL         ((uint8_t) (0x01 &lt;&lt; 4))           </span><span class="comment">///&lt; I2C General call header (Slavemode) [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="comment">/* I2C Interrupt register (I2C_ITR) */</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaa724111e3530219a0f83506cb6bf53f"> 1588</a></span>&#160;<span class="preprocessor">  #define _I2C_ITERREN         ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Error interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7c6232f19cef14f036bdfc469015753e"> 1589</a></span>&#160;<span class="comment"></span>  #define _I2C_ITEVTEN         ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Event interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1aba63c6484519eae12c65ab88a1e34c"> 1590</a></span>&#160;<span class="comment"></span>  #define _I2C_ITBUFEN         ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Buffer interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <span class="comment">/* I2C Clock control register high byte (I2C_CCRH) */</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga647863aae58e7ca9f44386c7c546ce36"> 1594</a></span>&#160;<span class="preprocessor">  #define _I2C_CCR             ((uint8_t) (0x0F &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabbe41cedfd3e4c0dba2a7f255e2589e1"> 1595</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR0            ((uint8_t) (0x01 &lt;&lt; 0))           <span class="comment">///&lt; I2C Clock control register (Master mode) [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacdbe561594eaf8b55e86f14690d079d9"> 1596</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR1            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Clock control register (Master mode) [1] (in _I2C_CCRH)</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga414c94f1f0220d3cd0a3868708a5002a"> 1597</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR2            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Clock control register (Master mode) [2] (in _I2C_CCRH)</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga25b449292ae8f0abd8495c31e6692458"> 1598</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR3            ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Clock control register (Master mode) [3] (in _I2C_CCRH)</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac4d3b33a09349eb7c6749e84e36c684d"> 1600</a></span>&#160;<span class="preprocessor">  #define _I2C_DUTY            ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Fast mode duty cycle [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga90726473129b9bcc6b1f2f48dee0aa94"> 1601</a></span>&#160;<span class="comment"></span>  #define _I2C_FS              ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C master mode selection [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <span class="comment">/* I2C rise time register (I2C_TRISER) */</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3b1445c3e4baf23dfc61b272a2941d0a"> 1604</a></span>&#160;<span class="preprocessor">  #define _I2C_TRISE           ((uint8_t) (0x3F &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER)</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6c212b53720d8222ef3f7a86c1770aeb"> 1605</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE0          ((uint8_t) (0x01 &lt;&lt; 0))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER)</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaafbfa1873f8bc86f4cfffc59da359a44"> 1606</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE1          ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER)</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac1fd56182768a892581622a1815532c2"> 1607</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE2          ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER)</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacead072c459febecb1e58c9c2b7cc89c"> 1608</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE3          ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER)</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga04a0b430f2e98bb38aebcf3a65d8a98a"> 1609</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE4          ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER)</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab9b75503d00953908984970f06476131"> 1610</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE5          ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#endif // I2C_AddressBase</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 1 (UART1)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#if defined(UART1_AddressBase)</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 1 (UART1) */</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">    /** @brief UART1 Status register (UART1_SR) */</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">    /** @brief UART1 data register (UART1_DR) */</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART1 data</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">    /** @brief UART1 Baud rate register 1 (UART1_BRR1) */</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV bits [11:4]</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">    /** @brief UART1 Baud rate register 2 (UART1_BRR2) */</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV bits [3:0]</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV bits [15:12]</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">    /** @brief UART1 Control register 1 (UART1_CR1) */</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">    /** @brief UART1 Control register 2 (UART1_CR2) */</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">    /** @brief UART1 Control register 3 (UART1_CR3) */</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">    /** @brief UART1 Control register 4 (UART1_CR4) */</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"></span>    } CR4;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">    /** @brief UART1 Control register 5 (UART1_CR5) */</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IREN    : 1;    <span class="comment">///&lt; IrDA mode Enable</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IRLP    : 1;    <span class="comment">///&lt; IrDA Low Power</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HDSEL   : 1;    <span class="comment">///&lt; Half-Duplex Selection</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NACK    : 1;    <span class="comment">///&lt; Smartcard NACK enable</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCEN    : 1;    <span class="comment">///&lt; Smartcard mode enable</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 2;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment"></span>    } CR5;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">    /** @brief UART1 guard time register (UART1_GTR) */</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT        : 8;  <span class="comment">///&lt; UART1 guard time</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"></span>    } GTR;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">    /** @brief UART1 prescaler register (UART1_PSCR) */</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC       : 8;  <span class="comment">///&lt; UART1 prescaler</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  } <a class="code" href="struct_u_a_r_t1__t.html">UART1_t</a>;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="comment">/* Pointer to UART1 registers */</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae2bb41ddf828af1b23e5e5c9a90fa604"> 1731</a></span>&#160;<span class="preprocessor">  #define _UART1      _SFR(UART1_t,    UART1_AddressBase)        </span><span class="comment">///&lt; UART1 struct/bit access</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3de68ca05aa3a69af348a58a27f20e8a"> 1732</a></span>&#160;<span class="comment"></span>  #define _UART1_SR   _SFR(uint8_t,    UART1_AddressBase+0x00)   <span class="comment">///&lt; UART1 Status register</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6bf003b9b225198521d2ae7be569e7e6"> 1733</a></span>&#160;<span class="comment"></span>  #define _UART1_DR   _SFR(uint8_t,    UART1_AddressBase+0x01)   <span class="comment">///&lt; UART1 data register</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97de6ee94c45f2540f857222f9e47286"> 1734</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR1 _SFR(uint8_t,    UART1_AddressBase+0x02)   <span class="comment">///&lt; UART1 Baud rate register 1</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8250919f27cebf364435f214c87ef396"> 1735</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR2 _SFR(uint8_t,    UART1_AddressBase+0x03)   <span class="comment">///&lt; UART1 Baud rate register 2</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf58b9300a868706a67d354b0e228e3a4"> 1736</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1  _SFR(uint8_t,    UART1_AddressBase+0x04)   <span class="comment">///&lt; UART1 Control register 1</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacc119581b726a3b6401b3712f5b9bc77"> 1737</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2  _SFR(uint8_t,    UART1_AddressBase+0x05)   <span class="comment">///&lt; UART1 Control register 2</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacb15aa692a0b351f9d7de84c2194f24b"> 1738</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3  _SFR(uint8_t,    UART1_AddressBase+0x06)   <span class="comment">///&lt; UART1 Control register 3</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf062c14423b5b0dcee05abac9ee8901b"> 1739</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4  _SFR(uint8_t,    UART1_AddressBase+0x07)   <span class="comment">///&lt; UART1 Control register 4</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0b892e69fd3947b8437193fd4251b541"> 1740</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5  _SFR(uint8_t,    UART1_AddressBase+0x08)   <span class="comment">///&lt; UART1 Control register 5</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga634d9424bf9e47b4cb5970816b5e6564"> 1741</a></span>&#160;<span class="comment"></span>  #define _UART1_GTR  _SFR(uint8_t,    UART1_AddressBase+0x09)   <span class="comment">///&lt; UART1 guard time register</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4dd05f01518585c9190f9f2640b79b14"> 1742</a></span>&#160;<span class="comment"></span>  #define _UART1_PSCR _SFR(uint8_t,    UART1_AddressBase+0x0A)   <span class="comment">///&lt; UART1 prescaler register</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="comment">/* UART1 Module Reset Values */</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57b40f608c28b15e1814249f66a79ead"> 1745</a></span>&#160;<span class="preprocessor">  #define _UART1_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART1 Status register reset value</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1f629fac411d22b69fbd54e11e5e4487"> 1746</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Baud rate register 1 reset value</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga01159126335773d36d44fec716649b19"> 1747</a></span>&#160;<span class="comment"></span>  #define _UART1_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Baud rate register 2 reset value</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1030e17f6bb0698ff9474b43403367f6"> 1748</a></span>&#160;<span class="comment"></span>  #define _UART1_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 1 reset value</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaff5a621c5768a31497aa21ce0791752a"> 1749</a></span>&#160;<span class="comment"></span>  #define _UART1_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 2 reset value</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga484e73548a331b859bfebb17352f53e8"> 1750</a></span>&#160;<span class="comment"></span>  #define _UART1_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 3 reset value</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab39e2ebf0245647f338cb9a09d1444c2"> 1751</a></span>&#160;<span class="comment"></span>  #define _UART1_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 4 reset value</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadf1e932e21d3161d97ea6b186e93368c"> 1752</a></span>&#160;<span class="comment"></span>  #define _UART1_CR5_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 Control register 5 reset value</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga50076d038dfc6e3e2d528dc7fc69b411"> 1753</a></span>&#160;<span class="comment"></span>  #define _UART1_GTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 guard time register reset value</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga14ed95d9f9823c42777ce7d66299c232"> 1754</a></span>&#160;<span class="comment"></span>  #define _UART1_PSCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART1 prescaler register reset value</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="comment">/* UART1 Status register (UART1_SR) bits */</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf03037aec2939ebc96d6be189ef0838b"> 1757</a></span>&#160;<span class="preprocessor">  #define _UART1_PE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART1 Parity error [0] (in _UART1_SR)</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf3c44afaf6821343efc543caccb17d35"> 1758</a></span>&#160;<span class="comment"></span>  #define _UART1_FE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART1 Framing error [0] (in _UART1_SR)</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad0690a35c279879f5827ae60e6429c0f"> 1759</a></span>&#160;<span class="comment"></span>  #define _UART1_NF               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART1 Noise flag [0] (in _UART1_SR)</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4061353a1fa926ac9598ebe67da4ef49"> 1760</a></span>&#160;<span class="comment"></span>  #define _UART1_OR_LHE           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART1 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART1_SR)</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2e9dce4ba08577e0959cc1a33ccf50da"> 1761</a></span>&#160;<span class="comment"></span>  #define _UART1_IDLE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART1 IDLE line detected [0] (in _UART1_SR)</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac328c785a71df90ebb7ccf3dd15da8a6"> 1762</a></span>&#160;<span class="comment"></span>  #define _UART1_RXNE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART1 Read data register not empty [0] (in _UART1_SR)</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1b0eb7247588518922890a2501c8fe4a"> 1763</a></span>&#160;<span class="comment"></span>  #define _UART1_TC               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART1 Transmission complete [0] (in _UART1_SR)</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac62ba4489cfc6b10c85b46bee86486b3"> 1764</a></span>&#160;<span class="comment"></span>  #define _UART1_TXE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART1 Transmit data register empty [0] (in _UART1_SR)</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="comment">/* UART1 Control register 1 (UART1_CR1) bits */</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf9d610a6c3a5fc1fc82fc37fd4bff44e"> 1767</a></span>&#160;<span class="preprocessor">  #define _UART1_PIEN             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART1 Parity interrupt enable [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9620f4127c8d028e96d020d6e4186ff"> 1768</a></span>&#160;<span class="comment"></span>  #define _UART1_PS               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART1 Parity selection [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1f57c35ecb7ddd5c33aaf9c1aa7b7145"> 1769</a></span>&#160;<span class="comment"></span>  #define _UART1_PCEN             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART1 Parity control enable [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga90296ca146c39770095704e627dd47dc"> 1770</a></span>&#160;<span class="comment"></span>  #define _UART1_WAKE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART1 Wakeup method [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa247038ba7d4767aff5312077b42eb69"> 1771</a></span>&#160;<span class="comment"></span>  #define _UART1_M                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART1 word length [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0b36fed2dfbb135fcaa0bd7232a4c96"> 1772</a></span>&#160;<span class="comment"></span>  #define _UART1_UARTD            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART1 Disable (for low power consumption) [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga47bd6126489de2ef8ecbf6872a1d6732"> 1773</a></span>&#160;<span class="comment"></span>  #define _UART1_T8               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART1 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga68af0c5a3f7ecdb3c7c41bb8fe9e79bc"> 1774</a></span>&#160;<span class="comment"></span>  #define _UART1_R8               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART1 Receive Data bit 8 (in 9-bit mode) [0] (in _UART1_CR1)</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="comment">/* UART1 Control register 2 (UART1_CR2) bits */</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga81a149ed42a078f66637939c7d8ccb98"> 1777</a></span>&#160;<span class="preprocessor">  #define _UART1_SBK              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART1 Send break [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafb6fc3d53a1df9d432be76f3d1d19809"> 1778</a></span>&#160;<span class="comment"></span>  #define _UART1_RWU              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART1 Receiver wakeup [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac8f9c529b1343497a4cea6db8145a36a"> 1779</a></span>&#160;<span class="comment"></span>  #define _UART1_REN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART1 Receiver enable [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9e8d75bfcc076194c76c752462d75e41"> 1780</a></span>&#160;<span class="comment"></span>  #define _UART1_TEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART1 Transmitter enable [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a0133bad5e17825112044de252defe3"> 1781</a></span>&#160;<span class="comment"></span>  #define _UART1_ILIEN            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART1 IDLE Line interrupt enable [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33ee35e1d658d7110c2f25263198c9d6"> 1782</a></span>&#160;<span class="comment"></span>  #define _UART1_RIEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART1 Receiver interrupt enable [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga995fdc04015b5334400754c544dbdc51"> 1783</a></span>&#160;<span class="comment"></span>  #define _UART1_TCIEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART1 Transmission complete interrupt enable [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad1896fdfcd7f58253278275337359684"> 1784</a></span>&#160;<span class="comment"></span>  #define _UART1_TIEN             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART1 Transmitter interrupt enable [0] (in _UART1_CR2)</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="comment">/* UART1 Control register 3 (UART1_CR3) bits */</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae022867b3256cca63a72f8049c3f5672"> 1787</a></span>&#160;<span class="preprocessor">  #define _UART1_LBCL             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART1 Last bit clock pulse [0] (in _UART1_CR3)</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1846e8e2993321fa773c7f6e5ee6a872"> 1788</a></span>&#160;<span class="comment"></span>  #define _UART1_CPHA             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART1 Clock phase [0] (in _UART1_CR3)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8755f5086ab0851767da83ca79540053"> 1789</a></span>&#160;<span class="comment"></span>  #define _UART1_CPOL             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART1 Clock polarity [0] (in _UART1_CR3)</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae66cd5412213508c2ca441819a983bea"> 1790</a></span>&#160;<span class="comment"></span>  #define _UART1_CKEN             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART1 Clock enable [0] (in _UART1_CR3)</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga34f3243a2b62c72991da775c737e010d"> 1791</a></span>&#160;<span class="comment"></span>  #define _UART1_STOP             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; UART1 STOP bits [1:0] (in _UART1_CR3)</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed3c2403dd734fb68c4d97d0627269d9"> 1792</a></span>&#160;<span class="comment"></span>  #define _UART1_STOP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART1 STOP bits [0] (in _UART1_CR3)</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0b6a7e4854b6b17aa48f95958b4ccda9"> 1793</a></span>&#160;<span class="comment"></span>  #define _UART1_STOP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART1 STOP bits [1] (in _UART1_CR3)</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac916a6206d13418a88b3e99dce7c4bbb"> 1794</a></span>&#160;<span class="comment"></span>  #define _UART1_LINEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART1 LIN mode enable [0] (in _UART1_CR3)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="comment">/* UART1 Control register 4 (UART1_CR4) bits */</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1a693869ef14b195423a1ba06fc7d9ad"> 1798</a></span>&#160;<span class="preprocessor">  #define _UART1_ADD              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; UART1 Address of the UART node [3:0] (in _UART1_CR4)</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafa3a5ddbf551d9d166a2605fa0fad7fe"> 1799</a></span>&#160;<span class="comment"></span>  #define _UART1_ADD0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; UART1 Address of the UART node [0] (in _UART1_CR4)</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga935432fe4d843f0451a011a551030610"> 1800</a></span>&#160;<span class="comment"></span>  #define _UART1_ADD1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART1 Address of the UART node [1] (in _UART1_CR4)</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57253e542008b2187918763e3af472c3"> 1801</a></span>&#160;<span class="comment"></span>  #define _UART1_ADD2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART1 Address of the UART node [2] (in _UART1_CR4)</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad5661315bf20eb28ff3057a990faf231"> 1802</a></span>&#160;<span class="comment"></span>  #define _UART1_ADD3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART1 Address of the UART node [3] (in _UART1_CR4)</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0bfbbfafce88e6752a7046b250364e34"> 1803</a></span>&#160;<span class="comment"></span>  #define _UART1_LBDF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART1 LIN Break Detection Flag [0] (in _UART1_CR4)</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga32ae39035162f2570e96acedb924db17"> 1804</a></span>&#160;<span class="comment"></span>  #define _UART1_LBDL             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART1 LIN Break Detection Length [0] (in _UART1_CR4)</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4d3524d6c218ac1a889963a369bfd5da"> 1805</a></span>&#160;<span class="comment"></span>  #define _UART1_LBDIEN           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART1 LIN Break Detection Interrupt Enable [0] (in _UART1_CR4)</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <span class="comment">/* UART1 Control register 5 (UART1_CR5) bits */</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaca294e7131cf5bdace12c5fbfc5fe8b7"> 1810</a></span>&#160;<span class="preprocessor">  #define _UART1_IREN             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; UART1 IrDA mode Enable [0] (in _UART1_CR5)</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga09c142df1092adcfaaef62acabd04a09"> 1811</a></span>&#160;<span class="comment"></span>  #define _UART1_IRLP             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART1 IrDA Low Power [0] (in _UART1_CR5)</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga32b098aabe32af05ff00187c4c5bf1e6"> 1812</a></span>&#160;<span class="comment"></span>  #define _UART1_HDSEL            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART1 Half-Duplex Selection [0] (in _UART1_CR5)</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac71c18667109ef3baa32d089b6898edf"> 1813</a></span>&#160;<span class="comment"></span>  #define _UART1_NACK             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART1 Smartcard NACK enable [0] (in _UART1_CR5)</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga140b98d0e03135d12007b440644f5a3f"> 1814</a></span>&#160;<span class="comment"></span>  #define _UART1_SCEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART1 Smartcard mode enable [0] (in _UART1_CR5)</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#endif // UART1_AddressBase</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 2 (UART2)</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#if defined(UART2_AddressBase)</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 2 (UART2) */</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">    /** @brief UART2 Status register (UART2_SR) */</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">    /** @brief UART2 data register (UART2_DR) */</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART2 data</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">    /** @brief UART2 Baud rate register 1 (UART2_BRR1) */</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;   <span class="comment">///&lt; UART2_BRR bits [11:4]</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">    /** @brief UART2 Baud rate register 2 (UART2_BRR2) */</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART2_BRR bits [3:0]</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART2_BRR bits [15:12]</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">    /** @brief UART2 Control register 1 (UART2_CR1) */</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;   <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;   <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;   <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;   <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;   <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;   <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;   <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;   <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">    /** @brief UART2 Control register 2 (UART2_CR2) */</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">    /** @brief UART2 Control register 3 (UART2_CR3) */</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">    /** @brief UART2 Control register 4 (UART2_CR4) */</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment"></span>    } CR4;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">    /** @brief UART2 Control register 5 (UART2_CR5) */</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IREN    : 1;    <span class="comment">///&lt; IrDA mode Enable</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IRLP    : 1;    <span class="comment">///&lt; IrDA Low Power</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NACK    : 1;    <span class="comment">///&lt; Smartcard NACK enable</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCEN    : 1;    <span class="comment">///&lt; Smartcard mode enable</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res3    : 2;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment"></span>    } CR5;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">    /** @brief UART2 Control register 6 (UART2_CR6) */</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSF     : 1;    <span class="comment">///&lt; LIN Sync Field</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDF    : 1;    <span class="comment">///&lt; LIN Header Detection Flag</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDIEN  : 1;    <span class="comment">///&lt; LIN Header Detection Interrupt Enable</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LASE    : 1;    <span class="comment">///&lt; LIN automatic resynchronisation enable</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSLV    : 1;    <span class="comment">///&lt; LIN Slave Enable</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LDUM    : 1;    <span class="comment">///&lt; LIN Divider Update Method</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment"></span>    } CR6;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">    /** @brief UART2 guard time register (UART2_GTR) */</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT        : 8;  <span class="comment">///&lt; UART2 guard time</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"></span>    } GTR;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">    /** @brief UART2 prescaler register (UART2_PSCR) */</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC       : 8;  <span class="comment">///&lt; UART1 prescaler</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  } <a class="code" href="struct_u_a_r_t2__t.html">UART2_t</a>;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="comment">/* Pointer to UART2 registers */</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab4bbb43aef1993f1655d9654e58970bb"> 1948</a></span>&#160;<span class="preprocessor">  #define _UART2      _SFR(UART2_t,    UART2_AddressBase)        </span><span class="comment">///&lt; UART2 struct/bit access</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a178803259b4de379b8518a819b2db5"> 1949</a></span>&#160;<span class="comment"></span>  #define _UART2_SR   _SFR(uint8_t,    UART2_AddressBase+0x00)   <span class="comment">///&lt; UART2 Status register</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf62255a80e4b5b7d802f1093f893299b"> 1950</a></span>&#160;<span class="comment"></span>  #define _UART2_DR   _SFR(uint8_t,    UART2_AddressBase+0x01)   <span class="comment">///&lt; UART2 data register</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga572bad5981162700d8a5f6c8f626e0be"> 1951</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR1 _SFR(uint8_t,    UART2_AddressBase+0x02)   <span class="comment">///&lt; UART2 Baud rate register 1</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafcfd136a39f42a68219d1aa9e52f67ba"> 1952</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR2 _SFR(uint8_t,    UART2_AddressBase+0x03)   <span class="comment">///&lt; UART2 Baud rate register 2</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacdc2465d3b9ce85a5ab2959f8473365b"> 1953</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1  _SFR(uint8_t,    UART2_AddressBase+0x04)   <span class="comment">///&lt; UART2 Control register 1</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae2d40060eb9794a6eefcd8daf65c9dbc"> 1954</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2  _SFR(uint8_t,    UART2_AddressBase+0x05)   <span class="comment">///&lt; UART2 Control register 2</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga70aea6ec2c69a7915c810fb40bfdf7b2"> 1955</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3  _SFR(uint8_t,    UART2_AddressBase+0x06)   <span class="comment">///&lt; UART2 Control register 3</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga886bc430aeb3939c6801c9c2e9e13bf6"> 1956</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4  _SFR(uint8_t,    UART2_AddressBase+0x07)   <span class="comment">///&lt; UART2 Control register 4</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3bbf66389504252211707893414e0935"> 1957</a></span>&#160;<span class="comment"></span>  #define _UART2_CR5  _SFR(uint8_t,    UART2_AddressBase+0x08)   <span class="comment">///&lt; UART2 Control register 5</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9dd0a084387d80c8753e9633780a93cf"> 1958</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6  _SFR(uint8_t,    UART2_AddressBase+0x09)   <span class="comment">///&lt; UART2 Control register 6</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga68b34b59c1c6890c6fa1545fd72586c0"> 1959</a></span>&#160;<span class="comment"></span>  #define _UART2_GTR  _SFR(uint8_t,    UART2_AddressBase+0x0A)   <span class="comment">///&lt; UART2 guard time register</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab7b8479439492ed7f78a053e5b6b2805"> 1960</a></span>&#160;<span class="comment"></span>  #define _UART2_PSCR _SFR(uint8_t,    UART2_AddressBase+0x0B)   <span class="comment">///&lt; UART2 prescaler register</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="comment">/* UART2 Module Reset Values */</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf6c6080060650375ac485e47dbdccb41"> 1963</a></span>&#160;<span class="preprocessor">  #define _UART2_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART2 Status register reset value</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga935ab14d372c3af57e003be47437eec7"> 1964</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Baud rate register 1 reset value</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga22a7d0477d8688e7864f7185b7ccfd27"> 1965</a></span>&#160;<span class="comment"></span>  #define _UART2_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Baud rate register 2 reset value</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5ed86a640199930daa1cfc3ab658186a"> 1966</a></span>&#160;<span class="comment"></span>  #define _UART2_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 1 reset value</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad0e65df34a37665c1a8abf2120b35d74"> 1967</a></span>&#160;<span class="comment"></span>  #define _UART2_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 2 reset value</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga168b38195d2f25e25d658c5a939a03df"> 1968</a></span>&#160;<span class="comment"></span>  #define _UART2_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 3 reset value</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9d905c1005d8ded08da1a007304081d"> 1969</a></span>&#160;<span class="comment"></span>  #define _UART2_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 4 reset value</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaddaa947d64305fdac1ca99cd2cada2f1"> 1970</a></span>&#160;<span class="comment"></span>  #define _UART2_CR5_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 5 reset value</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9c95c1b52ba3a565031c407ccaa76eaf"> 1971</a></span>&#160;<span class="comment"></span>  #define _UART2_CR6_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 Control register 6 reset value</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga264fa182e52a318c151da1e450d7af9d"> 1972</a></span>&#160;<span class="comment"></span>  #define _UART2_GTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 guard time register reset value</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2832c449d75b8f0809f0b5a9bcd6c629"> 1973</a></span>&#160;<span class="comment"></span>  #define _UART2_PSCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART2 prescaler register reset value</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="comment">/* UART2 Status register (UART2_SR) bits */</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga073b26683311e7a5a7b2d2b0b7033223"> 1976</a></span>&#160;<span class="preprocessor">  #define _UART2_PE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART2 Parity error [0] (in _UART2_SR)</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga194919149e59c25bc123e8c87b2502c7"> 1977</a></span>&#160;<span class="comment"></span>  #define _UART2_FE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART2 Framing error [0] (in _UART2_SR)</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6ecce2cb4357e5175454653d53a2491b"> 1978</a></span>&#160;<span class="comment"></span>  #define _UART2_NF               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 Noise flag [0] (in _UART2_SR)</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59718995752281574015ddb20f955f44"> 1979</a></span>&#160;<span class="comment"></span>  #define _UART2_OR_LHE           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART2 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART2_SR)</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga37c557538d09539439c60690f8c63b29"> 1980</a></span>&#160;<span class="comment"></span>  #define _UART2_IDLE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART2 IDLE line detected [0] (in _UART2_SR)</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0777ef8cf59a18b71561be2514a3f9c0"> 1981</a></span>&#160;<span class="comment"></span>  #define _UART2_RXNE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 Read data register not empty [0] (in _UART2_SR)</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga56f0ebbe8e930fe92eb0ad1461290959"> 1982</a></span>&#160;<span class="comment"></span>  #define _UART2_TC               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART2 Transmission complete [0] (in _UART2_SR)</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa35f3bee3213aac4d5ac7e0fc3cabd6e"> 1983</a></span>&#160;<span class="comment"></span>  #define _UART2_TXE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART2 Transmit data register empty [0] (in _UART2_SR)</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="comment">/* UART2 Control register 1 (UART2_CR1) bits */</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0ea297d7ae250749c505affb39be7223"> 1986</a></span>&#160;<span class="preprocessor">  #define _UART2_PIEN             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART2 Parity interrupt enable [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa15c8aa66fbb24ae2c2fb3cd728e902b"> 1987</a></span>&#160;<span class="comment"></span>  #define _UART2_PS               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART2 Parity selection [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4e5180fd13c8e1c4c8b1bf297fdd9ed1"> 1988</a></span>&#160;<span class="comment"></span>  #define _UART2_PCEN             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 Parity control enable [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8e7fb59d836795ed58ea9e80884b6d6"> 1989</a></span>&#160;<span class="comment"></span>  #define _UART2_WAKE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART2 Wakeup method [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga43fb8c064f9284673175792f093067e1"> 1990</a></span>&#160;<span class="comment"></span>  #define _UART2_M                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART2 word length [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga88b5934ef0617e7fea06a0fd37993b45"> 1991</a></span>&#160;<span class="comment"></span>  #define _UART2_UARTD            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 Disable (for low power consumption) [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab48b2e9fd9c4f77ff0ed736275efe6b3"> 1992</a></span>&#160;<span class="comment"></span>  #define _UART2_T8               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART2 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad3ba71f630d2730c1bfb5b80281d6122"> 1993</a></span>&#160;<span class="comment"></span>  #define _UART2_R8               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART2 Receive Data bit 8 (in 9-bit mode) [0] (in _UART2_CR1)</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="comment">/* UART2 Control register 2 (UART2_CR2) bits */</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadde6323a7dc514dc9296429bcccec0b1"> 1996</a></span>&#160;<span class="preprocessor">  #define _UART2_SBK              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART2 Send break [0] (in _UART2_CR2)</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9beb5f7a9d8c384cf5bf3d5d3f6aac89"> 1997</a></span>&#160;<span class="comment"></span>  #define _UART2_RWU              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART2 Receiver wakeup [0] (in _UART2_CR2)</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga43ce28d8268e93bef0da4b6c9179d663"> 1998</a></span>&#160;<span class="comment"></span>  #define _UART2_REN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 Receiver enable [0] (in _UART2_CR2)</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4b2d2e4b2da030a8eed858b67e854da5"> 1999</a></span>&#160;<span class="comment"></span>  #define _UART2_TEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART2 Transmitter enable [0] (in _UART2_CR2)</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad43f56cf0e02bc23f6a146512f56f53d"> 2000</a></span>&#160;<span class="comment"></span>  #define _UART2_ILIEN            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART2 IDLE Line interrupt enable [0] (in _UART2_CR2)</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95226ded8d864437f9c9c5250ba55948"> 2001</a></span>&#160;<span class="comment"></span>  #define _UART2_RIEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 Receiver interrupt enable [0] (in _UART2_CR2)</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae0badeba9aa1dd2e7cf7c8e159c710ef"> 2002</a></span>&#160;<span class="comment"></span>  #define _UART2_TCIEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART2 Transmission complete interrupt enable [0] (in _UART2_CR2)</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9b9f17f6749753e6ae6f687548df0995"> 2003</a></span>&#160;<span class="comment"></span>  #define _UART2_TIEN             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART2 Transmitter interrupt enable [0] (in _UART2_CR2)</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="comment">/* UART2 Control register 3 (UART2_CR3) bits */</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2cf414cb1eb5657553064b2e55aa5ab0"> 2006</a></span>&#160;<span class="preprocessor">  #define _UART2_LBCL             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART2 Last bit clock pulse [0] (in _UART2_CR3)</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8005e39227cfd6b56e3fa29fc7d984e3"> 2007</a></span>&#160;<span class="comment"></span>  #define _UART2_CPHA             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART2 Clock phase [0] (in _UART2_CR3)</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7123cca6ed3bb32a9be9ca0daf3dcd92"> 2008</a></span>&#160;<span class="comment"></span>  #define _UART2_CPOL             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 Clock polarity [0] (in _UART2_CR3)</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabdf90185e4a49945b9c916cb1a09fb57"> 2009</a></span>&#160;<span class="comment"></span>  #define _UART2_CKEN             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART2 Clock enable [0] (in _UART2_CR3)</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga90fe271638254af58385bbe37d5eca28"> 2010</a></span>&#160;<span class="comment"></span>  #define _UART2_STOP             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; UART2 STOP bits [1:0] (in _UART2_CR3)</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5499e824656022f2aa91e6b0c14110ed"> 2011</a></span>&#160;<span class="comment"></span>  #define _UART2_STOP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART2 STOP bits [0] (in _UART2_CR3)</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga007cf00e5fabf79c1be5ecb57625e3b7"> 2012</a></span>&#160;<span class="comment"></span>  #define _UART2_STOP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 STOP bits [1] (in _UART2_CR3)</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga20aa03b7fc5358fbb34cf00dfb7656a6"> 2013</a></span>&#160;<span class="comment"></span>  #define _UART2_LINEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART2 LIN mode enable [0] (in _UART2_CR3)</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="comment">/* UART2 Control register 4 (UART2_CR4) bits */</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeafb5cd30115078c97312be90e5677a9"> 2017</a></span>&#160;<span class="preprocessor">  #define _UART2_ADD              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; UART2 Address of the UART node [3:0] (in _UART2_CR4)</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad5ac9b9f6c4780144c68dbdcc89df969"> 2018</a></span>&#160;<span class="comment"></span>  #define _UART2_ADD0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; UART2 Address of the UART node [0] (in _UART2_CR4)</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6075ff57c9735a9cd7496c461c104575"> 2019</a></span>&#160;<span class="comment"></span>  #define _UART2_ADD1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART2 Address of the UART node [1] (in _UART2_CR4)</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa135ec3121d94292029f57022193f439"> 2020</a></span>&#160;<span class="comment"></span>  #define _UART2_ADD2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 Address of the UART node [2] (in _UART2_CR4)</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga92a74073a083d7c8fa74082d50c10ea3"> 2021</a></span>&#160;<span class="comment"></span>  #define _UART2_ADD3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART2 Address of the UART node [3] (in _UART2_CR4)</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2f94531e29d7306d8c0ce77ff8866d2e"> 2022</a></span>&#160;<span class="comment"></span>  #define _UART2_LBDF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART2 LIN Break Detection Flag [0] (in _UART2_CR4)</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac90c7af883d482026a9807794f60c449"> 2023</a></span>&#160;<span class="comment"></span>  #define _UART2_LBDL             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 LIN Break Detection Length [0] (in _UART2_CR4)</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4a84ae59918b14f104b0e532fa699228"> 2024</a></span>&#160;<span class="comment"></span>  #define _UART2_LBDIEN           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART2 LIN Break Detection Interrupt Enable [0] (in _UART2_CR4)</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="comment">/* UART2 Control register 5 (UART2_CR5) bits */</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5027134267717b5541781f022b084385"> 2029</a></span>&#160;<span class="preprocessor">  #define _UART2_IREN             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; UART2 IrDA mode Enable [0] (in _UART2_CR5)</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabdbf277750c45eea760b035da63801a5"> 2030</a></span>&#160;<span class="comment"></span>  #define _UART2_IRLP             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 IrDA Low Power [0] (in _UART2_CR5)</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa2228391a9f1dbdf38923b6f9aacc77e"> 2032</a></span>&#160;<span class="preprocessor">  #define _UART2_NACK             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; UART2 Smartcard NACK enable [0] (in _UART2_CR5)</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacf1dcd8e301c2cc124197ce61b52fe6f"> 2033</a></span>&#160;<span class="comment"></span>  #define _UART2_SCEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 Smartcard mode enable [0] (in _UART2_CR5)</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <span class="comment">/* UART2 Control register 6 (UART2_CR6) bits */</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gade7cf36965ce5143e7174c6ca7d82c5a"> 2037</a></span>&#160;<span class="preprocessor">  #define _UART2_LSF              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART2 LIN Sync Field [0] (in _UART2_CR6)</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga495b252fd189e00392baa047a1082861"> 2038</a></span>&#160;<span class="comment"></span>  #define _UART2_LHDF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART2 LIN Header Detection Flag [0] (in _UART2_CR6)</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9991e1403aaf4983f445b7b46b265442"> 2039</a></span>&#160;<span class="comment"></span>  #define _UART2_LHDIEN           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART2 LIN Header Detection Interrupt Enable [0] (in _UART2_CR6)</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac6745fa790de5454d3b4ff4d04a3485f"> 2041</a></span>&#160;<span class="preprocessor">  #define _UART2_LASE             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; UART2 LIN automatic resynchronisation enable [0] (in _UART2_CR6)</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabdf1929ea02ecc2f862262f64795b081"> 2042</a></span>&#160;<span class="comment"></span>  #define _UART2_LSLV             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART2 LIN Slave Enable [0] (in _UART2_CR6)</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga53d51724fdc076f49480694aeae6b154"> 2044</a></span>&#160;<span class="preprocessor">  #define _UART2_LDUM             ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; UART2 LIN Divider Update Method [0] (in _UART2_CR6)</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#endif // UART2_AddressBase</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 3 (UART3)</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#if defined(UART3_AddressBase)</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 3 (UART3) */</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">    /** @brief UART3 Status register (UART3_SR) */</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">    /** @brief UART3 data register (UART3_DR) */</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART3 data</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">    /** @brief UART3 Baud rate register 1 (UART3_BRR1) */</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV bits [11:4]</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">    /** @brief UART3 Baud rate register 2 (UART3_BRR2) */</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV bits [3:0]</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV bits [15:12]</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">    /** @brief UART3 Control register 1 (UART3_CR1) */</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">    /** @brief UART3 Control register 2 (UART3_CR2) */</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">    /** @brief UART3 Control register 3 (UART3_CR3) */</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">    /** @brief UART3 Control register 4 (UART3_CR4) */</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment"></span>    } CR4;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    uint8_t   res[1];</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">    /** @brief UART3 Control register 6 (UART3_CR6) */</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSF     : 1;    <span class="comment">///&lt; LIN Sync Field</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDF    : 1;    <span class="comment">///&lt; LIN Header Detection Flag</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDIEN  : 1;    <span class="comment">///&lt; LIN Header Detection Interrupt Enable</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LASE    : 1;    <span class="comment">///&lt; LIN automatic resynchronisation enable</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSLV    : 1;    <span class="comment">///&lt; LIN Slave Enable</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LDUM    : 1;    <span class="comment">///&lt; LIN Divider Update Method</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment"></span>    } CR6;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  } <a class="code" href="struct_u_a_r_t3__t.html">UART3_t</a>;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="comment">/* Pointer to UART3 registers */</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf9077ffa7d195fc3c1a3433c6ee7c6f6"> 2154</a></span>&#160;<span class="preprocessor">  #define _UART3      _SFR(UART3_t,    UART3_AddressBase)        </span><span class="comment">///&lt; UART3 struct/bit access</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga70dd63a1cd60dd1ef1387a08d4d6b4a6"> 2155</a></span>&#160;<span class="comment"></span>  #define _UART3_SR   _SFR(uint8_t,    UART3_AddressBase+0x00)   <span class="comment">///&lt; UART3 Status register</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga82240926c0c4d4b1e8b9cc5da9283923"> 2156</a></span>&#160;<span class="comment"></span>  #define _UART3_DR   _SFR(uint8_t,    UART3_AddressBase+0x01)   <span class="comment">///&lt; UART3 data register</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4d8d4778bd7ec3e8920514e9b0607926"> 2157</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR1 _SFR(uint8_t,    UART3_AddressBase+0x02)   <span class="comment">///&lt; UART3 Baud rate register 1</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7a59c16fee571bcd4da6de69c6de145b"> 2158</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR2 _SFR(uint8_t,    UART3_AddressBase+0x03)   <span class="comment">///&lt; UART3 Baud rate register 2</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4c71c1504fdb5143cb4397d9daea5f23"> 2159</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1  _SFR(uint8_t,    UART3_AddressBase+0x04)   <span class="comment">///&lt; UART3 Control register 1</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga43611d6c3b384e718f508f264e743aaa"> 2160</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2  _SFR(uint8_t,    UART3_AddressBase+0x05)   <span class="comment">///&lt; UART3 Control register 2</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7857349ec5e0d1bed66242db59d12422"> 2161</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3  _SFR(uint8_t,    UART3_AddressBase+0x06)   <span class="comment">///&lt; UART3 Control register 3</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae4712f7d1311bb1fc146c627685d1369"> 2162</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4  _SFR(uint8_t,    UART3_AddressBase+0x07)   <span class="comment">///&lt; UART3 Control register 4</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab9a37bebad04596acf391b3ed872b102"> 2164</a></span>&#160;<span class="preprocessor">  #define _UART3_CR6  _SFR(uint8_t,    UART3_AddressBase+0x09)   </span><span class="comment">///&lt; UART3 Control register 6</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="comment">/* UART3 Module Reset Values */</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9bd9eccebdb7bbe0897bb244b5ce8ced"> 2167</a></span>&#160;<span class="preprocessor">  #define _UART3_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART3 Status register reset value</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5c8c7f4c8ef2061732b7d5cd29c6d517"> 2168</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Baud rate register 1 reset value</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeadf5630f44fa97523f82f7b5cdff7a6"> 2169</a></span>&#160;<span class="comment"></span>  #define _UART3_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Baud rate register 2 reset value</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga12783168823b2242b02ef4ccb0ebfcae"> 2170</a></span>&#160;<span class="comment"></span>  #define _UART3_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 1 reset value</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga81fcabb85961f74a99a84aa6092fd074"> 2171</a></span>&#160;<span class="comment"></span>  #define _UART3_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 2 reset value</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaefd4ac9eeb026f90c95afcad89f1f7e"> 2172</a></span>&#160;<span class="comment"></span>  #define _UART3_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 3 reset value</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacd0ae1b4548fc866bd021b12893550e5"> 2173</a></span>&#160;<span class="comment"></span>  #define _UART3_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 4 reset value</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0e123335b18cd1eb7d9a2c831e110e99"> 2174</a></span>&#160;<span class="comment"></span>  #define _UART3_CR6_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART3 Control register 6 reset value</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="comment">/* UART3 Status register (UART3_SR) bits */</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga867519040e60e7d0dbb40f7192adbc87"> 2177</a></span>&#160;<span class="preprocessor">  #define _UART3_PE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART3 Parity error [0] (in _UART3_SR)</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2493563fcc6e92e520e9e5c63a0cfe89"> 2178</a></span>&#160;<span class="comment"></span>  #define _UART3_FE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART3 Framing error [0] (in _UART3_SR)</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1a9ed5080ef6b6f7091887258658043a"> 2179</a></span>&#160;<span class="comment"></span>  #define _UART3_NF               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART3 Noise flag [0] (in _UART3_SR)</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa51521eaf446eb19fd65fd531a833070"> 2180</a></span>&#160;<span class="comment"></span>  #define _UART3_OR_LHE           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART3 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART3_SR)</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga324ca12870ee7972912734808d64aa5b"> 2181</a></span>&#160;<span class="comment"></span>  #define _UART3_IDLE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART3 IDLE line detected [0] (in _UART3_SR)</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8332141ce3b03c1ff90482981df1abb"> 2182</a></span>&#160;<span class="comment"></span>  #define _UART3_RXNE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART3 Read data register not empty [0] (in _UART3_SR)</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga428822940a5682a9adbc58883f7a33aa"> 2183</a></span>&#160;<span class="comment"></span>  #define _UART3_TC               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART3 Transmission complete [0] (in _UART3_SR)</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga12da9819824736155ffc18bd75f75cee"> 2184</a></span>&#160;<span class="comment"></span>  #define _UART3_TXE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART3 Transmit data register empty [0] (in _UART3_SR)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  <span class="comment">/* UART3 Control register 1 (UART3_CR1) bits */</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gace25a657f1d25b611544f91bc1e9194f"> 2187</a></span>&#160;<span class="preprocessor">  #define _UART3_PIEN             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART3 Parity interrupt enable [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2b1a7a03a6f512bce916f3a09af5704a"> 2188</a></span>&#160;<span class="comment"></span>  #define _UART3_PS               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART3 Parity selection [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d20d4a4a9677680ab6bed76203ef29f"> 2189</a></span>&#160;<span class="comment"></span>  #define _UART3_PCEN             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART3 Parity control enable [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga52bfb7b967ed99512e8cae61b9d769b8"> 2190</a></span>&#160;<span class="comment"></span>  #define _UART3_WAKE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART3 Wakeup method [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaae94583f3ba25b742212ae4b3464477a"> 2191</a></span>&#160;<span class="comment"></span>  #define _UART3_M                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART3 word length [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae15c4dcb43f1ed4ff25b0fd8c852eb26"> 2192</a></span>&#160;<span class="comment"></span>  #define _UART3_UARTD            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART3 Disable (for low power consumption) [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6b343f12840a475c275f33b7c0b6c9dd"> 2193</a></span>&#160;<span class="comment"></span>  #define _UART3_T8               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART3 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab19a5898eb3ab642804b9ee1735f0131"> 2194</a></span>&#160;<span class="comment"></span>  #define _UART3_R8               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART3 Receive Data bit 8 (in 9-bit mode) [0] (in _UART3_CR1)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <span class="comment">/* UART3 Control register 2 (UART3_CR2) bits */</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga96dc2efb802cd62df20a3e0e8a2bc011"> 2197</a></span>&#160;<span class="preprocessor">  #define _UART3_SBK              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART3 Send break [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa693302c10f4f079bcc33605065ff28c"> 2198</a></span>&#160;<span class="comment"></span>  #define _UART3_RWU              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART3 Receiver wakeup [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2452f4e7be24795d1893d74058b7e01d"> 2199</a></span>&#160;<span class="comment"></span>  #define _UART3_REN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART3 Receiver enable [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9f1eee688e5866cf40fbcc3aaf81d8ae"> 2200</a></span>&#160;<span class="comment"></span>  #define _UART3_TEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART3 Transmitter enable [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeba49c33e8927b6535e7d1868446725e"> 2201</a></span>&#160;<span class="comment"></span>  #define _UART3_ILIEN            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART3 IDLE Line interrupt enable [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga26b6df0b02b262e144ef67b536c94dd9"> 2202</a></span>&#160;<span class="comment"></span>  #define _UART3_RIEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART3 Receiver interrupt enable [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0bccee9f0801ff1ecfb0afb3d09ae7ae"> 2203</a></span>&#160;<span class="comment"></span>  #define _UART3_TCIEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART3 Transmission complete interrupt enable [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf778b3bfbc9faa486ef10f1ccc554b9e"> 2204</a></span>&#160;<span class="comment"></span>  #define _UART3_TIEN             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART3 Transmitter interrupt enable [0] (in _UART3_CR2)</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="comment">/* UART3 Control register 3 (UART3_CR3) bits */</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e77f2d8e5049903793c5cc68189f657"> 2208</a></span>&#160;<span class="preprocessor">  #define _UART3_STOP             ((uint8_t) (0x03 &lt;&lt; 4))        </span><span class="comment">///&lt; UART3 STOP bits [1:0] (in _UART3_CR3)</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5ad8e881b25642e3af27a90c1d4f8d2a"> 2209</a></span>&#160;<span class="comment"></span>  #define _UART3_STOP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART3 STOP bits [0] (in _UART3_CR3)</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf5bf20bc90f8a1ed5c6cb7f5b24319f7"> 2210</a></span>&#160;<span class="comment"></span>  #define _UART3_STOP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART3 STOP bits [1] (in _UART3_CR3)</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae658cb9ed6d3eb110334bfffee4ac8f8"> 2211</a></span>&#160;<span class="comment"></span>  #define _UART3_LINEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART3 LIN mode enable [0] (in _UART3_CR3)</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="comment">/* UART3 Control register 4 (UART3_CR4) bits */</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga58d2d99b8edc6cf2684a5f7f0b3af1f2"> 2215</a></span>&#160;<span class="preprocessor">  #define _UART3_ADD              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; UART3 Address of the UART node [3:0] (in _UART3_CR4)</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga362e86ba12eb4c074db662f062f0db87"> 2216</a></span>&#160;<span class="comment"></span>  #define _UART3_ADD0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; UART3 Address of the UART node [0] (in _UART3_CR4)</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7a1a6d249a3a81de722a1487651b4f09"> 2217</a></span>&#160;<span class="comment"></span>  #define _UART3_ADD1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART3 Address of the UART node [1] (in _UART3_CR4)</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga18bd273e16e7ccf839b0bcb0011e2b47"> 2218</a></span>&#160;<span class="comment"></span>  #define _UART3_ADD2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART3 Address of the UART node [2] (in _UART3_CR4)</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3bccabbe78975a512557c4df04f8c9cb"> 2219</a></span>&#160;<span class="comment"></span>  #define _UART3_ADD3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART3 Address of the UART node [3] (in _UART3_CR4)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabe45e3c592c39ab2a3d25707c6ad4cde"> 2220</a></span>&#160;<span class="comment"></span>  #define _UART3_LBDF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART3 LIN Break Detection Flag [0] (in _UART3_CR4)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga89cac78119fe9b08bf576bd7e81ccd06"> 2221</a></span>&#160;<span class="comment"></span>  #define _UART3_LBDL             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART3 LIN Break Detection Length [0] (in _UART3_CR4)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga74dcb8b7b62837c4a858a02aaf380c41"> 2222</a></span>&#160;<span class="comment"></span>  #define _UART3_LBDIEN           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART3 LIN Break Detection Interrupt Enable [0] (in _UART3_CR4)</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="comment">/* UART3 Control register 6 (UART3_CR6) bits */</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab4fba018dfdf2a211f8158723c6b6207"> 2226</a></span>&#160;<span class="preprocessor">  #define _UART3_LSF              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART3 LIN Sync Field [0] (in _UART3_CR6)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae4a0d5baafa226702131c738e0d4fde9"> 2227</a></span>&#160;<span class="comment"></span>  #define _UART3_LHDF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART3 LIN Header Detection Flag [0] (in _UART3_CR6)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6fb2948cf842a5612f72af95b4861799"> 2228</a></span>&#160;<span class="comment"></span>  #define _UART3_LHDIEN           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART3 LIN Header Detection Interrupt Enable [0] (in _UART3_CR6)</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga40d69a1a8748139e5db14c7675bf38e4"> 2230</a></span>&#160;<span class="preprocessor">  #define _UART3_LASE             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; UART3 LIN automatic resynchronisation enable [0] (in _UART3_CR6)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8ff266d196a9c6abd219d7f0037820c6"> 2231</a></span>&#160;<span class="comment"></span>  #define _UART3_LSLV             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART3 LIN Slave Enable [0] (in _UART3_CR6)</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f7aa542abfc70809d9e6353822db86a"> 2233</a></span>&#160;<span class="preprocessor">  #define _UART3_LDUM             ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; UART3 LIN Divider Update Method [0] (in _UART3_CR6)</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#endif // UART3_AddressBase</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 4 (UART4)</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#if defined(UART4_AddressBase)</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter 4 (UART4) */</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">    /** @brief UART4 Status register (UART4_SR) */</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN slave mode) / Overrun error</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">    /** @brief UART4 data register (UART4_DR) */</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART4 data</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">    /** @brief UART4 Baud rate register 1 (UART4_BRR1) */</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV bits [11:4]</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">    /** @brief UART4 Baud rate register 2 (UART4_BRR2) */</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV bits [3:0]</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV bits [15:12]</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">    /** @brief UART4 Control register 1 (UART4_CR1) */</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">    /** @brief UART4 Control register 2 (UART4_CR2) */</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">    /** @brief UART4 Control register 3 (UART4_CR3) */</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LINEN   : 1;    <span class="comment">///&lt; LIN mode enable</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">    /** @brief UART4 Control register 4 (UART4_CR4) */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDF    : 1;    <span class="comment">///&lt; LIN Break Detection Flag</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDL    : 1;    <span class="comment">///&lt; LIN Break Detection Length</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBDIEN  : 1;    <span class="comment">///&lt; LIN Break Detection Interrupt Enable</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment"></span>    } CR4;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">    /** @brief UART4 Control register 5 (UART4_CR5) */</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IREN    : 1;    <span class="comment">///&lt; IrDA mode Enable</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IRLP    : 1;    <span class="comment">///&lt; IrDA Low Power</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HDSEL   : 1;    <span class="comment">///&lt; Half-Duplex Selection</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NACK    : 1;    <span class="comment">///&lt; Smartcard NACK enable</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCEN    : 1;    <span class="comment">///&lt; Smartcard mode enable</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 2;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment"></span>    } CR5;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">    /** @brief UART4 Control register 6 (UART4_CR6) */</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSF     : 1;    <span class="comment">///&lt; LIN Sync Field</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDF    : 1;    <span class="comment">///&lt; LIN Header Detection Flag</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LHDIEN  : 1;    <span class="comment">///&lt; LIN Header Detection Interrupt Enable</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LASE    : 1;    <span class="comment">///&lt; LIN automatic resynchronisation enable</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSLV    : 1;    <span class="comment">///&lt; LIN Slave Enable</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LDUM    : 1;    <span class="comment">///&lt; LIN Divider Update Method</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment"></span>    } CR6;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">    /** @brief UART4 guard time register (UART4_GTR) */</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT        : 8;  <span class="comment">///&lt; UART4 guard time</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment"></span>    } GTR;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">    /** @brief UART4 prescaler register (UART4_PSCR) */</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC       : 8;  <span class="comment">///&lt; UART4 prescaler</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  } <a class="code" href="struct_u_a_r_t4__t.html">UART4_t</a>;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <span class="comment">/* Pointer to UART4 registers */</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0db70c5bcd5675b2c9779656d440b6b"> 2366</a></span>&#160;<span class="preprocessor">  #define _UART4      _SFR(UART4_t,    UART4_AddressBase)        </span><span class="comment">///&lt; UART4 struct/bit access</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9e0d7471fe10308382649ea5ad0d0af2"> 2367</a></span>&#160;<span class="comment"></span>  #define _UART4_SR   _SFR(uint8_t,    UART4_AddressBase+0x00)   <span class="comment">///&lt; UART4 Status register</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0458ae429d55ff7a159c0f220748dae7"> 2368</a></span>&#160;<span class="comment"></span>  #define _UART4_DR   _SFR(uint8_t,    UART4_AddressBase+0x01)   <span class="comment">///&lt; UART4 data register</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaee718cb5dc4bf8ffdd7ac4aeca7d1729"> 2369</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR1 _SFR(uint8_t,    UART4_AddressBase+0x02)   <span class="comment">///&lt; UART4 Baud rate register 1</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaab92a7222f44ef9cf4c8ec0bb245d5b8"> 2370</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR2 _SFR(uint8_t,    UART4_AddressBase+0x03)   <span class="comment">///&lt; UART4 Baud rate register 2</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9cdcf81e68b08a4dd049d814155837e9"> 2371</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1  _SFR(uint8_t,    UART4_AddressBase+0x04)   <span class="comment">///&lt; UART4 Control register 1</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga869bba89a51f4da2a4b899defab418f4"> 2372</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2  _SFR(uint8_t,    UART4_AddressBase+0x05)   <span class="comment">///&lt; UART4 Control register 2</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaae4ac25831eba321be14f75432bd79f9"> 2373</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3  _SFR(uint8_t,    UART4_AddressBase+0x06)   <span class="comment">///&lt; UART4 Control register 3</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07538a7d48e32977f65c9157a783f722"> 2374</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4  _SFR(uint8_t,    UART4_AddressBase+0x07)   <span class="comment">///&lt; UART4 Control register 4</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga121967ccdf5d41e86bcd04bdaa6d1e50"> 2375</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5  _SFR(uint8_t,    UART4_AddressBase+0x08)   <span class="comment">///&lt; UART4 Control register 5</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaec4220b50c9ac1285842a86b24747575"> 2376</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6  _SFR(uint8_t,    UART4_AddressBase+0x09)   <span class="comment">///&lt; UART4 Control register 6</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac03cbb3346fa9e7596fe2e12b0a690a7"> 2377</a></span>&#160;<span class="comment"></span>  #define _UART4_GTR  _SFR(uint8_t,    UART4_AddressBase+0x0A)   <span class="comment">///&lt; UART4 guard time register</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9fef3914f8e5f5b008f6fd714163dcb6"> 2378</a></span>&#160;<span class="comment"></span>  #define _UART4_PSCR _SFR(uint8_t,    UART4_AddressBase+0x0B)   <span class="comment">///&lt; UART4 prescaler register</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="comment">/* UART4 Module Reset Values */</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga56db896fba51743a3d622ec94d4cd23b"> 2381</a></span>&#160;<span class="preprocessor">  #define _UART4_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART4 Status register reset value</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadc4c44ee5d53b5e5d6e936298a08fa11"> 2382</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Baud rate register 1 reset value</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae6c0e0afc18204f9736a40e28acc347d"> 2383</a></span>&#160;<span class="comment"></span>  #define _UART4_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Baud rate register 2 reset value</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafe207571a5d2689405ae1beddb3e8b01"> 2384</a></span>&#160;<span class="comment"></span>  #define _UART4_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 1 reset value</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3df4a9720de9d224bb2fc79eb6767743"> 2385</a></span>&#160;<span class="comment"></span>  #define _UART4_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 2 reset value</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaff6b2212cd616d9e91f87d805d0d8c3e"> 2386</a></span>&#160;<span class="comment"></span>  #define _UART4_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 3 reset value</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a3b8778b5315f90a57d40f8dee8a814"> 2387</a></span>&#160;<span class="comment"></span>  #define _UART4_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 4 reset value</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaebba87959a293ec1637fd13edbcf9f15"> 2388</a></span>&#160;<span class="comment"></span>  #define _UART4_CR5_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 5 reset value</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf50ed23ab5671d654ee4bbd70a122b7c"> 2389</a></span>&#160;<span class="comment"></span>  #define _UART4_CR6_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 Control register 6 reset value</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae86ebdf6d6b44064042f6881c0465708"> 2390</a></span>&#160;<span class="comment"></span>  #define _UART4_GTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 guard time register reset value</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga961f135531abb42dbc5d8c884235133c"> 2391</a></span>&#160;<span class="comment"></span>  #define _UART4_PSCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; UART4 prescaler register reset value</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="comment">/* UART4 Status register (UART4_SR) bits */</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga61c3757e23488cc13b59572d64b80583"> 2394</a></span>&#160;<span class="preprocessor">  #define _UART4_PE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART4 Parity error [0] (in _UART4_SR)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gade3342f3aed51267c568665dd22e43c2"> 2395</a></span>&#160;<span class="comment"></span>  #define _UART4_FE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART4 Framing error [0] (in _UART4_SR)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9353d4420d56215d1d177ea58e993665"> 2396</a></span>&#160;<span class="comment"></span>  #define _UART4_NF               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 Noise flag [0] (in _UART4_SR)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga00ab264ff7561e20fe20cb09afaaa4c8"> 2397</a></span>&#160;<span class="comment"></span>  #define _UART4_OR_LHE           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART4 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART4_SR)</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa84c909935c5f0f0e3e524570d116d77"> 2398</a></span>&#160;<span class="comment"></span>  #define _UART4_IDLE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART4 IDLE line detected [0] (in _UART4_SR)</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf494547255e22fd334a40b98abb4d4c9"> 2399</a></span>&#160;<span class="comment"></span>  #define _UART4_RXNE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 Read data register not empty [0] (in _UART4_SR)</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0484e78fc63e73ed0183d3d58a1624c"> 2400</a></span>&#160;<span class="comment"></span>  #define _UART4_TC               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART4 Transmission complete [0] (in _UART4_SR)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5db90322967907c7103bf9cfa9255a1e"> 2401</a></span>&#160;<span class="comment"></span>  #define _UART4_TXE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART4 Transmit data register empty [0] (in _UART4_SR)</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <span class="comment">/* UART4 Control register 1 (UART4_CR1) bits */</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga759bb75358da439a6c5c70253ad41c6e"> 2404</a></span>&#160;<span class="preprocessor">  #define _UART4_PIEN             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART4 Parity interrupt enable [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07e5e477d488137a0a34eeb6849d1fb7"> 2405</a></span>&#160;<span class="comment"></span>  #define _UART4_PS               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART4 Parity selection [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac22b559332fa2c34ec9595b828899c24"> 2406</a></span>&#160;<span class="comment"></span>  #define _UART4_PCEN             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 Parity control enable [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac5bf23afa78859b46aeaeb20409adb6a"> 2407</a></span>&#160;<span class="comment"></span>  #define _UART4_WAKE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART4 Wakeup method [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97081083098129307e1dbab425ab594e"> 2408</a></span>&#160;<span class="comment"></span>  #define _UART4_M                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART4 word length [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga90bebc2cd44abf9810733551cd524db3"> 2409</a></span>&#160;<span class="comment"></span>  #define _UART4_UARTD            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 Disable (for low power consumption) [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga898a0887d7f6e5fe4155428f50697088"> 2410</a></span>&#160;<span class="comment"></span>  #define _UART4_T8               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART4 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga51f9f88a04f0fd99e0dd17fc7dcd2834"> 2411</a></span>&#160;<span class="comment"></span>  #define _UART4_R8               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART4 Receive Data bit 8 (in 9-bit mode) [0] (in _UART4_CR1)</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">/* UART4 Control register 2 (UART4_CR2) bits */</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaabb9f7fe7d00d87333b846a60fc4b8e2"> 2414</a></span>&#160;<span class="preprocessor">  #define _UART4_SBK              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART4 Send break [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga89c3f0d84dd14ed84512fd4d10664c8c"> 2415</a></span>&#160;<span class="comment"></span>  #define _UART4_RWU              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART4 Receiver wakeup [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59a9e09dbe7c7689f283ae0a7307eb67"> 2416</a></span>&#160;<span class="comment"></span>  #define _UART4_REN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 Receiver enable [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae1aaf9d544ba712555c867a85c494252"> 2417</a></span>&#160;<span class="comment"></span>  #define _UART4_TEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART4 Transmitter enable [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaddff7d546fcec8755c0ea205e025b781"> 2418</a></span>&#160;<span class="comment"></span>  #define _UART4_ILIEN            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART4 IDLE Line interrupt enable [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaab9343aed39e1904121ba1e8b9bf7041"> 2419</a></span>&#160;<span class="comment"></span>  #define _UART4_RIEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 Receiver interrupt enable [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa980d410eae210c8dce737267dd759e7"> 2420</a></span>&#160;<span class="comment"></span>  #define _UART4_TCIEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART4 Transmission complete interrupt enable [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabc8fbcefbd0866ae564e3cfd51692daa"> 2421</a></span>&#160;<span class="comment"></span>  #define _UART4_TIEN             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; UART4 Transmitter interrupt enable [0] (in _UART4_CR2)</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="comment">/* UART4 Control register 3 (UART4_CR3) bits */</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaa141ce18019a873bce727a67234ac8a"> 2424</a></span>&#160;<span class="preprocessor">  #define _UART4_LBCL             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART4 Last bit clock pulse [0] (in _UART4_CR3)</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga796b211fc85776ca97c99d43e17be4c9"> 2425</a></span>&#160;<span class="comment"></span>  #define _UART4_CPHA             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART4 Clock phase [0] (in _UART4_CR3)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6cd3522562c8912df02bcfb5e497196a"> 2426</a></span>&#160;<span class="comment"></span>  #define _UART4_CPOL             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 Clock polarity [0] (in _UART4_CR3)</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a78cebd81db36c4a52f966e4a65b0ff"> 2427</a></span>&#160;<span class="comment"></span>  #define _UART4_CKEN             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART4 Clock enable [0] (in _UART4_CR3)</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e98869605e23a24e81f9336d9dd92b4"> 2428</a></span>&#160;<span class="comment"></span>  #define _UART4_STOP             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; UART4 STOP bits [1:0] (in _UART4_CR3)</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga86ca29dff15376fa88ec5a5421758c99"> 2429</a></span>&#160;<span class="comment"></span>  #define _UART4_STOP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART4 STOP bits [0] (in _UART4_CR3)</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad541879099f5c3e720087a8161c0749f"> 2430</a></span>&#160;<span class="comment"></span>  #define _UART4_STOP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 STOP bits [1] (in _UART4_CR3)</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf9acfedd2f80139f629f8e8cece3afcb"> 2431</a></span>&#160;<span class="comment"></span>  #define _UART4_LINEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART4 LIN mode enable [0] (in _UART4_CR3)</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <span class="comment">/* UART4 Control register 4 (UART4_CR4) bits */</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga747693bf8c05ae97ebf5c8b3006a3b82"> 2435</a></span>&#160;<span class="preprocessor">  #define _UART4_ADD              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; UART4 Address of the UART node [3:0] (in _UART4_CR4)</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6e884dbf3862144e6d40bc7b654f7baa"> 2436</a></span>&#160;<span class="comment"></span>  #define _UART4_ADD0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; UART4 Address of the UART node [0] (in _UART4_CR4)</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadedaa3fb7f06bbdf2ff17709ff2134b1"> 2437</a></span>&#160;<span class="comment"></span>  #define _UART4_ADD1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART4 Address of the UART node [1] (in _UART4_CR4)</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae5fc54c2149c62d5bd1941fd9e166c94"> 2438</a></span>&#160;<span class="comment"></span>  #define _UART4_ADD2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 Address of the UART node [2] (in _UART4_CR4)</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga98e9481c6ab7437d4107b45f464e3f73"> 2439</a></span>&#160;<span class="comment"></span>  #define _UART4_ADD3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART4 Address of the UART node [3] (in _UART4_CR4)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga595df918d5c8068dbc11022a530d2721"> 2440</a></span>&#160;<span class="comment"></span>  #define _UART4_LBDF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART4 LIN Break Detection Flag [0] (in _UART4_CR4)</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga29522f33a0d9d1e8df486e86b82ac329"> 2441</a></span>&#160;<span class="comment"></span>  #define _UART4_LBDL             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 LIN Break Detection Length [0] (in _UART4_CR4)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0f65b6ff56c5449c4cd4c7a0b0f417b"> 2442</a></span>&#160;<span class="comment"></span>  #define _UART4_LBDIEN           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; UART4 LIN Break Detection Interrupt Enable [0] (in _UART4_CR4)</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="comment">/* UART4 Control register 5 (UART4_CR5) bits */</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga614acc127b24956bb6e3d7ba60673605"> 2447</a></span>&#160;<span class="preprocessor">  #define _UART4_IREN             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; UART4 IrDA mode Enable [0] (in _UART4_CR5)</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab964089c07f7a50bcf65b360f789f82a"> 2448</a></span>&#160;<span class="comment"></span>  #define _UART4_IRLP             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 IrDA Low Power [0] (in _UART4_CR5)</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga922c477bcf6768bc5da9d3e8dd215ba0"> 2449</a></span>&#160;<span class="comment"></span>  #define _UART4_HDSEL            ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; UART4 Half-Duplex Selection [0] (in _UART4_CR5)</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae85ad08e402f783d1bf66420aeed2b50"> 2450</a></span>&#160;<span class="comment"></span>  #define _UART4_NACK             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; UART4 Smartcard NACK enable [0] (in _UART4_CR5)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga721f5b8bcb7962387e8cad713b0a3bbb"> 2451</a></span>&#160;<span class="comment"></span>  #define _UART4_SCEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 Smartcard mode enable [0] (in _UART4_CR5)</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="comment">/* UART4 Control register 6 (UART4_CR6) bits */</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3b558d5ac585779b7eb027122d8153cd"> 2455</a></span>&#160;<span class="preprocessor">  #define _UART4_LSF              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; UART4 LIN Sync Field [0] (in _UART4_CR6)</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga87aa2559ba9c0f659aca49b373814659"> 2456</a></span>&#160;<span class="comment"></span>  #define _UART4_LHDF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; UART4 LIN Header Detection Flag [0] (in _UART4_CR6)</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaabcd06facb8cb59fb2f245371defe06"> 2457</a></span>&#160;<span class="comment"></span>  #define _UART4_LHDIEN           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; UART4 LIN Header Detection Interrupt Enable [0] (in _UART4_CR6)</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga18c464c2fda3ab8303654b68a65acc5f"> 2459</a></span>&#160;<span class="preprocessor">  #define _UART4_LASE             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; UART4 LIN automatic resynchronisation enable [0] (in _UART4_CR6)</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf4a745102aec8e44f537866bc26eac2e"> 2460</a></span>&#160;<span class="comment"></span>  #define _UART4_LSLV             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; UART4 LIN Slave Enable [0] (in _UART4_CR6)</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33ac54411deab4bd1534adcc40809f70"> 2462</a></span>&#160;<span class="preprocessor">  #define _UART4_LDUM             ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; UART4 LIN Divider Update Method [0] (in _UART4_CR6)</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#endif // UART4_AddressBase</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">// 16-Bit Timer 1 (TIM1)</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#if defined(TIM1_AddressBase)</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 1 (TIM1) */</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">    /** @brief TIM1 Control register 1 (TIM1_CR1) */</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIR     : 1;    <span class="comment">///&lt; Direction</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CMS     : 2;    <span class="comment">///&lt; Center-aligned mode selection</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">    /** @brief TIM1 Control register 2 (TIM1_CR2) */</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCPC    : 1;    <span class="comment">///&lt; Capture/compare preloaded control</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, forced by hardware to 0</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMS    : 1;    <span class="comment">///&lt; Capture/compare control update selection</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res3    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">    /** @brief Slave mode control register (TIM1_SMCR) */</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">    /** @brief TIM1 External trigger register (TIM1_ETR) */</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETF     : 4;    <span class="comment">///&lt; External trigger filter</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETPS    : 2;    <span class="comment">///&lt; External trigger prescaler</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ECE     : 1;    <span class="comment">///&lt; External clock enable</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETP     : 1;    <span class="comment">///&lt; External trigger polarity</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment"></span>    } ETR;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">    /** @brief TIM1 Interrupt enable register (TIM1_IER) */</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IE   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt enable</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4IE   : 1;    <span class="comment">///&lt; Capture/compare 4 interrupt enable</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMIE   : 1;    <span class="comment">///&lt; Commutation interrupt enable</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIE     : 1;    <span class="comment">///&lt; Break interrupt enable</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">    /** @brief TIM1 Status register 1 (TIM1_SR1) */</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IF   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt flag</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4IF   : 1;    <span class="comment">///&lt; Capture/compare 4 interrupt flag</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMIF   : 1;    <span class="comment">///&lt; Commutation interrupt flag</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIF     : 1;    <span class="comment">///&lt; Break interrupt flag</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">    /** @brief TIM1 Status register 2 (TIM1_SR2) */</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3OF   : 1;    <span class="comment">///&lt; Capture/compare 3 overcapture flag</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4OF   : 1;    <span class="comment">///&lt; Capture/compare 4 overcapture flag</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 3;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment"></span>    } SR2;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">    /** @brief TIM1 Event generation register (TIM1_EGR) */</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3G    : 1;    <span class="comment">///&lt; Capture/compare 3 generation</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4G    : 1;    <span class="comment">///&lt; Capture/compare 4 generation</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMG    : 1;    <span class="comment">///&lt; Capture/compare control update generation</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BG      : 1;    <span class="comment">///&lt; Break generation</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 1 (TIM1_CCMR1) */</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1FE   : 1;    <span class="comment">///&lt; Output compare 1 fast enable</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1CE   : 1;    <span class="comment">///&lt; Output compare 1 clear enable</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    } CCMR1;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 2 (TIM1_CCMR2) */</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2FE   : 1;    <span class="comment">///&lt; Output compare 2 fast enable</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2CE   : 1;    <span class="comment">///&lt; Output compare 2 clear enable</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    } CCMR2;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 3 (TIM1_CCMR3) */</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3FE   : 1;    <span class="comment">///&lt; Output compare 3 fast enable</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3PE   : 1;    <span class="comment">///&lt; Output compare 3 preload enable</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3M    : 3;    <span class="comment">///&lt; Output compare 3 mode</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3CE   : 1;    <span class="comment">///&lt; Output compare 3 clear enable</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3PSC  : 2;    <span class="comment">///&lt; Input capture 3 prescaler</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3F    : 4;    <span class="comment">///&lt; Input capture 3 filter</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    } CCMR3;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare mode register 4 (TIM1_CCMR4) */</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4S    : 2;    <span class="comment">///&lt; Capture/compare 4 selection</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4FE   : 1;    <span class="comment">///&lt; Output compare 4 fast enable</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4PE   : 1;    <span class="comment">///&lt; Output compare 4 preload enable</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4M    : 3;    <span class="comment">///&lt; Output compare 4 mode</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC4CE   : 1;    <span class="comment">///&lt; Output compare 4 clear enable</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4S    : 2;    <span class="comment">///&lt; Capture/compare 4 selection</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC4PSC  : 2;    <span class="comment">///&lt; Input capture 4 prescaler</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC4F    : 4;    <span class="comment">///&lt; Input capture 4 filter</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    } CCMR4;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare enable register 1 (TIM1_CCER1) */</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1NE   : 1;    <span class="comment">///&lt; Capture/compare 1 complementary output enable</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1NP   : 1;    <span class="comment">///&lt; Capture/compare 1 complementary output polarity</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2NE   : 1;    <span class="comment">///&lt; Capture/compare 2 complementary output enable</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2NP   : 1;    <span class="comment">///&lt; Capture/compare 2 complementary output polarity</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment"></span>    } CCER1;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">    /** @brief TIM1 Capture/compare enable register 2 (TIM1_CCER2) */</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3E    : 1;    <span class="comment">///&lt; Capture/compare 3 output enable</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3P    : 1;    <span class="comment">///&lt; Capture/compare 3 output polarity</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3NE   : 1;    <span class="comment">///&lt; Capture/compare 3 complementary output enable</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3NP   : 1;    <span class="comment">///&lt; Capture/compare 3 complementary output polarity</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4E    : 1;    <span class="comment">///&lt; Capture/compare 4 output enable</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC4P    : 1;    <span class="comment">///&lt; Capture/compare 4 output polarity</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment"></span>    } CCER2;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">    /** @brief TIM1 16-bit counter high byte (TIM1_CNTRH) */</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;  <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">    /** @brief TIM1 16-bit counter low byte (TIM1_CNTRL) */</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;  <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">    /** @brief TIM1 16-bit prescaler high byte (TIM1_PSCRH) */</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 8;  <span class="comment">///&lt; 16-bit prescaler [15:8]</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"></span>    } PSCRH;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">    /** @brief TIM1 16-bit prescaler low byte (TIM1_PSCRL) */</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;     <span class="keyword">struct </span>{</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 8;  <span class="comment">///&lt; 16-bit prescaler [7:0]</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment"></span>    } PSCRL;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">    /** @brief TIM1 16-bit auto-reload value high byte (TIM1_ARRH) */</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">    /** @brief TIM1 16-bit auto-reload value low byte (TIM1_ARRL) */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">    /** @brief TIM1 Repetition counter (TIM1_RCR) */</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REP     : 8;  <span class="comment">///&lt; Repetition counter value</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment"></span>    } RCR;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 1 high byte (TIM1_CCR1H) */</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 1 low byte (TIM1_CCR1L) */</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 2 high byte (TIM1_CCR2H) */</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 2 low byte (TIM1_CCR2L) */</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 3 high byte (TIM1_CCR3H) */</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [15:8]</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment"></span>    } CCR3H;</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 3 low byte (TIM1_CCR3L) */</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [7:0]</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment"></span>    } CCR3L;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 4 high byte (TIM1_CCR4H) */</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR4    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 4 [15:8]</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment"></span>    } CCR4H;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">    /** @brief TIM1 16-bit capture/compare value 4 low byte (TIM1_CCR4L) */</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR4    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 4 [7:0]</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment"></span>    } CCR4L;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">    /** @brief TIM1 Break register (TIM1_BKR) */</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOCK    : 2;    <span class="comment">///&lt; Lock configuration</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OSSI    : 1;    <span class="comment">///&lt; Off state selection for idle mode</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OSSR    : 1;    <span class="comment">///&lt; Off state selection for Run mode</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKE     : 1;    <span class="comment">///&lt; Break enable</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKP     : 1;    <span class="comment">///&lt; Break polarity</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AOE     : 1;    <span class="comment">///&lt; Automatic output enable</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MOE     : 1;    <span class="comment">///&lt; Main output enable</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment"></span>    } BKR;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">    /** @brief TIM1 Dead-time register (TIM1_DTR) */</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DTG     : 8;    <span class="comment">///&lt; Deadtime generator set-up</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment"></span>    } DTR;</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">    /** @brief TIM1 Output idle state register (TIM1_OISR) */</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS1    : 1;    <span class="comment">///&lt; Output idle state 1 (OC1 output)</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS1N   : 1;    <span class="comment">///&lt; Output idle state 1 (OC1N output)</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS2    : 1;    <span class="comment">///&lt; Output idle state 2 (OC2 output)</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS2N   : 1;    <span class="comment">///&lt; Output idle state 2 (OC2N output)</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS3    : 1;    <span class="comment">///&lt; Output idle state 3 (OC3 output)</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS3N   : 1;    <span class="comment">///&lt; Output idle state 3 (OC3N output)</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS4    : 1;    <span class="comment">///&lt; Output idle state 4 (OC4 output)</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, forced by hardware to 0</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment"></span>    } OISR;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  } <a class="code" href="struct_t_i_m1__t.html">TIM1_t</a>;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  <span class="comment">/* Pointer to TIM1 registers */</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa0cd8ae5ebbc48ee199d873d7289e107"> 2803</a></span>&#160;<span class="preprocessor">  #define _TIM1        _SFR(TIM1_t,    TIM1_AddressBase)         </span><span class="comment">///&lt; TIM1 struct/bit access</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac554bd6487e108108ffc0bfc67b7046e"> 2804</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR1    _SFR(uint8_t,   TIM1_AddressBase+0x00)    <span class="comment">///&lt; TIM1 control register 1</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga61d6c74e2308763b4ac86bdfe99a5f82"> 2805</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2    _SFR(uint8_t,   TIM1_AddressBase+0x01)    <span class="comment">///&lt; TIM1 control register 2</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga383b171edbcb530e8c8ed32634829750"> 2806</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR   _SFR(uint8_t,   TIM1_AddressBase+0x02)    <span class="comment">///&lt; TIM1 Slave mode control register</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9cedb08f21eb3a4dbc7983530f70565"> 2807</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR    _SFR(uint8_t,   TIM1_AddressBase+0x03)    <span class="comment">///&lt; TIM1 External trigger register</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga91130f7e9e353dcbf6d5028556289475"> 2808</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER    _SFR(uint8_t,   TIM1_AddressBase+0x04)    <span class="comment">///&lt; TIM1 interrupt enable register</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga707f0caf9c98da918ee94b5f2a02ece3"> 2809</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1    _SFR(uint8_t,   TIM1_AddressBase+0x05)    <span class="comment">///&lt; TIM1 status register 1</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d825ff506258364890808d2a859f190"> 2810</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2    _SFR(uint8_t,   TIM1_AddressBase+0x06)    <span class="comment">///&lt; TIM1 status register 2</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6d76751f8179897c343de3ad27a53ef4"> 2811</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR    _SFR(uint8_t,   TIM1_AddressBase+0x07)    <span class="comment">///&lt; TIM1 Event generation register</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad31a20bdc69d0ff96dcae3d9f48d2ae1"> 2812</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1  _SFR(uint8_t,   TIM1_AddressBase+0x08)    <span class="comment">///&lt; TIM1 Capture/compare mode register 1</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga24a92f45079e3ccae10481f81a55d11c"> 2813</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2  _SFR(uint8_t,   TIM1_AddressBase+0x09)    <span class="comment">///&lt; TIM1 Capture/compare mode register 2</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga441d3482a00b13daea972245ae9e4279"> 2814</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3  _SFR(uint8_t,   TIM1_AddressBase+0x0A)    <span class="comment">///&lt; TIM1 Capture/compare mode register 3</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabcb20b6fd829e2743c4db4cd2efcaae5"> 2815</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4  _SFR(uint8_t,   TIM1_AddressBase+0x0B)    <span class="comment">///&lt; TIM1 Capture/compare mode register 4</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga16b16dce5059e8f90f25dad2c43d0efe"> 2816</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1  _SFR(uint8_t,   TIM1_AddressBase+0x0C)    <span class="comment">///&lt; TIM1 Capture/compare enable register 1</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga65f671d6c99d0b4b9fe93443f69919c5"> 2817</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2  _SFR(uint8_t,   TIM1_AddressBase+0x0D)    <span class="comment">///&lt; TIM1 Capture/compare enable register 2</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga85a5503eb3cf149ac08f7b5522510218"> 2818</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRH  _SFR(uint8_t,   TIM1_AddressBase+0x0E)    <span class="comment">///&lt; TIM1 counter register high byte</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga27ded8f973988b7fc0b29d0ae9db8a19"> 2819</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRL  _SFR(uint8_t,   TIM1_AddressBase+0x0F)    <span class="comment">///&lt; TIM1 counter register low byte</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac549960a180b26cf252376b3ff1cc772"> 2820</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRH  _SFR(uint8_t,   TIM1_AddressBase+0x10)    <span class="comment">///&lt; TIM1 clock prescaler register high byte</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6c5536ea23fdd5fe24df517e803d16c1"> 2821</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRL  _SFR(uint8_t,   TIM1_AddressBase+0x11)    <span class="comment">///&lt; TIM1 clock prescaler register low byte</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1fa6b5e37bec62e6b5d195e3b595fb15"> 2822</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRH   _SFR(uint8_t,   TIM1_AddressBase+0x12)    <span class="comment">///&lt; TIM1 auto-reload register high byte</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga786b73318408573af0a06dcb09b063d0"> 2823</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRL   _SFR(uint8_t,   TIM1_AddressBase+0x13)    <span class="comment">///&lt; TIM1 auto-reload register low byte</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5487ad3e706fd850aab2b422403dbf69"> 2824</a></span>&#160;<span class="comment"></span>  #define _TIM1_RCR    _SFR(uint8_t,   TIM1_AddressBase+0x14)    <span class="comment">///&lt; TIM1 Repetition counter</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9cc727eec392dc98e6238a78e029e6e0"> 2825</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1H  _SFR(uint8_t,   TIM1_AddressBase+0x15)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8078d41bbdcfb0bd9179233ac55a51b2"> 2826</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1L  _SFR(uint8_t,   TIM1_AddressBase+0x16)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga32ee2ff62545e4bf7c40084dce8111e9"> 2827</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2H  _SFR(uint8_t,   TIM1_AddressBase+0x17)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6be8aa0e7bee6274f8668c69af46156a"> 2828</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2L  _SFR(uint8_t,   TIM1_AddressBase+0x18)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacfa119f0e9170fd9d84ed37aaee9e7dc"> 2829</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3H  _SFR(uint8_t,   TIM1_AddressBase+0x19)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga50628b2451242e837e8918930b2d2bb4"> 2830</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3L  _SFR(uint8_t,   TIM1_AddressBase+0x1A)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafaa749c431c64264b472240f31d0c6cc"> 2831</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4H  _SFR(uint8_t,   TIM1_AddressBase+0x1B)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 high byte</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga63b74a0cdefe09dd8c694b0772c3aaac"> 2832</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4L  _SFR(uint8_t,   TIM1_AddressBase+0x1C)    <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 low byte</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf2480b910be238af60970237a69e720"> 2833</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR    _SFR(uint8_t,   TIM1_AddressBase+0x1D)    <span class="comment">///&lt; TIM1 Break register</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2562cef410cc9d25066164eb3cc400d4"> 2834</a></span>&#160;<span class="comment"></span>  #define _TIM1_DTR    _SFR(uint8_t,   TIM1_AddressBase+0x1E)    <span class="comment">///&lt; TIM1 Dead-time register</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacb2b70ab3eecdb803029af4c17f125d0"> 2835</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR   _SFR(uint8_t,   TIM1_AddressBase+0x1F)    <span class="comment">///&lt; TIM1 Output idle state register</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;  <span class="comment">/* TIM1 Module Reset Values */</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7b448f815f76eb85764c8971dfdd9172"> 2838</a></span>&#160;<span class="preprocessor">  #define _TIM1_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM1 control register 1 reset value</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaace04d9dcfe22249180c408ad671de1a"> 2839</a></span>&#160;<span class="comment"></span>  #define _TIM1_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 control register 2 reset value</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac5664744f5f124a18ae31255d1e354ad"> 2840</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Slave mode control register reset value</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaef4a6e68756831f8f13368ea2c3fc80a"> 2841</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 External trigger register reset value</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e83671a290024bb5cb4742ab6362640"> 2842</a></span>&#160;<span class="comment"></span>  #define _TIM1_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 interrupt enable register reset value</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaa1c0f55514d9297670d6dd839facb79"> 2843</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 status register 1 reset value</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa25b4dac455dfb82686f310f41a3b93b"> 2844</a></span>&#160;<span class="comment"></span>  #define _TIM1_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 status register 2 reset value</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafa517727c37193df4d0db8a3a2f930da"> 2845</a></span>&#160;<span class="comment"></span>  #define _TIM1_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Event generation register reset value</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"> 2846</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gade54ffae5a130fdb81c6b32016f49e21"> 2847</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafa966949cfc7e761a6b6f4797a02aada"> 2848</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR3_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 3 reset value</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga769d231ed4530f95de39f999b5c32eb0"> 2849</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCMR4_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare mode register 4 reset value</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9d997326333676934c3b5120427b8645"> 2850</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga79f80bdb3afb5442667bf8ce403941c2"> 2851</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCER2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Capture/compare enable register 2 reset value</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1efc8e4d75070417c0d392cc291b6d2e"> 2852</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 counter register high byte reset value</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2bac4c25658e7aff5183fdef4cfa7864"> 2853</a></span>&#160;<span class="comment"></span>  #define _TIM1_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 counter register low byte reset value</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaceb89fbd6e39ef8964795b6318d8bbc6"> 2854</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 clock prescaler register high byte reset value</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga37999e9bdbf23da1da906d65b937861e"> 2855</a></span>&#160;<span class="comment"></span>  #define _TIM1_PSCRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 clock prescaler register low byte reset value</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa7f09d4f3e92dab3ab0fbae7665f50ac"> 2856</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM1 auto-reload register high byte reset value</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga99e20029d44d7a109343c43fb4ff2747"> 2857</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM1 auto-reload register low byte reset value</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga45348465ce60f0f005ed866b9852e358"> 2858</a></span>&#160;<span class="comment"></span>  #define _TIM1_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Repetition counter reset value</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23c9e610e651a977f556abc6c7badece"> 2859</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5c2ad3e9baa634068e32ea70cc92c4d0"> 2860</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4baa2023fc7df84c4c0a6be68ea5fab5"> 2861</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga90eaa8c56ae0c0de646bb3ca6e8bbd33"> 2862</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3323b040a8023e9485fbfa061ffb22af"> 2863</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 high byte reset value</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga05e7fd469c06c6d285630624068c87c6"> 2864</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR3L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 3 low byte reset value</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga38fdcfe0258f1c148f7751ae11542ea5"> 2865</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 high byte reset value</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga669d3ba744a9e8ef5164d8928f079b40"> 2866</a></span>&#160;<span class="comment"></span>  #define _TIM1_CCR4L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 16-bit capture/compare value 4 low byte reset value</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6e12caa894e303832629764bc22bb7de"> 2867</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Break register reset value</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ad388c7b7b813be41dc3f5f3b4583a0"> 2868</a></span>&#160;<span class="comment"></span>  #define _TIM1_DTR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Dead-time register reset value</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae48d93de3b1ef98f0306aab8b3ee941c"> 2869</a></span>&#160;<span class="comment"></span>  #define _TIM1_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM1 Output idle state register reset value</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;  <span class="comment">/* TIM1 Control register (TIM1_CR1) */</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac10ccd16f6f989b5bb68b09f8ebaa5fb"> 2872</a></span>&#160;<span class="preprocessor">  #define _TIM1_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Counter enable [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad18e9ffac39819ac2cd713fb3c2c2c35"> 2873</a></span>&#160;<span class="comment"></span>  #define _TIM1_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Update disable [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3ff35f10c22ea5881f6ccc4b89b4b91d"> 2874</a></span>&#160;<span class="comment"></span>  #define _TIM1_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Update request source [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3b8348719785971179bcfe5bfcc379e4"> 2875</a></span>&#160;<span class="comment"></span>  #define _TIM1_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 One-pulse mode [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad19f3f270a137f182923e4bc72c652e6"> 2876</a></span>&#160;<span class="comment"></span>  #define _TIM1_DIR               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Direction [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacf68c6b66605dbcc5155fb01accd75d7"> 2877</a></span>&#160;<span class="comment"></span>  #define _TIM1_CMS               ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Center-aligned mode selection [1:0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9f1afaefd87d557079d19868cea3602a"> 2878</a></span>&#160;<span class="comment"></span>  #define _TIM1_CMS0              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Center-aligned mode selection [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4033b6de2b2f77e37cfddd0ddb203ee0"> 2879</a></span>&#160;<span class="comment"></span>  #define _TIM1_CMS1              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Center-aligned mode selection [1] (in _TIM1_CR1)</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafb0871c5a4afaa5399bca4472f314da1"> 2880</a></span>&#160;<span class="comment"></span>  #define _TIM1_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Auto-reload preload enable [0] (in _TIM1_CR1)</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="comment">/* TIM1 Control register (TIM1_CR2) */</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab430b0609f79c2dddad4694d48f06d68"> 2883</a></span>&#160;<span class="preprocessor">  #define _TIM1_CCPC              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Capture/compare preloaded control [0] (in _TIM1_CR2)</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment"></span>  // reserved [1]</div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0c8bc50554bcc310c1e5c72ceafee0f4"> 2885</a></span>&#160;<span class="preprocessor">  #define _TIM1_COMS              ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM1 Capture/compare control update selection [0] (in _TIM1_CR2)</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab1510fdc1c55f1e7ad02d50d0b040ca6"> 2887</a></span>&#160;<span class="preprocessor">  #define _TIM1_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM1 Master mode selection [2:0] (in _TIM1_CR2)</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga730630c7b7da119ad6435e6fe0a463be"> 2888</a></span>&#160;<span class="comment"></span>  #define _TIM1_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Master mode selection [0] (in _TIM1_CR2)</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8f089842cd94b9d1269482ca1d0edc25"> 2889</a></span>&#160;<span class="comment"></span>  #define _TIM1_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Master mode selection [1] (in _TIM1_CR2)</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6143890527685a52f16183f2444269e1"> 2890</a></span>&#160;<span class="comment"></span>  #define _TIM1_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Master mode selection [2] (in _TIM1_CR2)</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="comment">/* TIM1 Slave mode control register (TIM1_SMCR) */</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga108782f0727426c93f79da13ce3c6070"> 2894</a></span>&#160;<span class="preprocessor">  #define _TIM1_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [2:0] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga24293c7fa8acc1afc2cf3930a93e1298"> 2895</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [0] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6737bdc527a45743b4b20d0b007ddf3b"> 2896</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [1] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0b0cd0dc5747d4734f63bffb3ed3004"> 2897</a></span>&#160;<span class="comment"></span>  #define _TIM1_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Clock/trigger/slave mode selection [2] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9a5a2c9cc79059ee3a369af3244677c9"> 2899</a></span>&#160;<span class="preprocessor">  #define _TIM1_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM1 Trigger selection [2:0] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4612f0200726d29506090d2c66ea4f20"> 2900</a></span>&#160;<span class="comment"></span>  #define _TIM1_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Trigger selection [0] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab05e9a620977fdedb3d4fb3c2ee9a757"> 2901</a></span>&#160;<span class="comment"></span>  #define _TIM1_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Trigger selection [1] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaffa3a153a23c1368fa38c3d270d68982"> 2902</a></span>&#160;<span class="comment"></span>  #define _TIM1_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Trigger selection [2] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga15dc78277cc4bfd0716a014b96964757"> 2903</a></span>&#160;<span class="comment"></span>  #define _TIM1_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Master/slave mode [0] (in _TIM1_SMCR)</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;  <span class="comment">/* TIM1 External trigger register (TIM1_ETR) */</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadd08c39b9ca5273db4b8239b9bdf9629"> 2906</a></span>&#160;<span class="preprocessor">  #define _TIM1_ETF               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 External trigger filter [3:0] (in _TIM1_ETR)</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaac00bc1f07f054a3e76993ed42e2589a"> 2907</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETF0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 External trigger filter [0] (in _TIM1_ETR)</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0cc91c8dc7d581745d1087cf28ca7d5e"> 2908</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETF1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 External trigger filter [1] (in _TIM1_ETR)</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5caae34fac21cbe26cbb874722afd723"> 2909</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETF2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 External trigger filter [2] (in _TIM1_ETR)</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga94e8a3552cbc68a0c922ce59ac33c9ed"> 2910</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETF3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 External trigger filter [3] (in _TIM1_ETR)</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9df58331b25a8073ffa88c5865472373"> 2911</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETPS              ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 External trigger prescaler [1:0] (in _TIM1_ETR)</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga75013525db3b218786b8f7b61d478403"> 2912</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETPS0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 External trigger prescaler [0] (in _TIM1_ETR)</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac8438a2c7770a793431d1c4878057e44"> 2913</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETPS1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 External trigger prescaler [1] (in _TIM1_ETR)</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf233f838de8fd68d77b245b741c3568e"> 2914</a></span>&#160;<span class="comment"></span>  #define _TIM1_ECE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 External clock enable [0] (in _TIM1_ETR)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8bd6ede168dbe086ca420d097067b1c8"> 2915</a></span>&#160;<span class="comment"></span>  #define _TIM1_ETP               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 External trigger polarity [0] (in _TIM1_ETR)</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  <span class="comment">/* TIM1 Interrupt enable (TIM1_IER) */</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cebf62f2bb21d929f725a9895f45585"> 2918</a></span>&#160;<span class="preprocessor">  #define _TIM1_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Update interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0daac8a135a3de244fcb0be744ad695c"> 2919</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Capture/compare 1 interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaab0ca17186fdf156df4e04997191841d"> 2920</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Capture/compare 2 interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa5a55777f1dc693cd2027fdda1af352f"> 2921</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3IE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Capture/compare 3 interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga562552673b5b7fa6b2373f8c3dc250c9"> 2922</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4IE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Capture/compare 4 interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab70a3b86c1c90743c7d17218a0862108"> 2923</a></span>&#160;<span class="comment"></span>  #define _TIM1_COMIE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Commutation interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4dcc2f90fdc8d88cef1483772f97ad33"> 2924</a></span>&#160;<span class="comment"></span>  #define _TIM1_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Trigger interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0f440fd0b2d9dfc89038f1bab24e929"> 2925</a></span>&#160;<span class="comment"></span>  #define _TIM1_BIE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Break interrupt enable [0] (in _TIM1_IER)</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;  <span class="comment">/*  TIM1 Status register 1 (TIM1_SR1) */</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga87000a51fd7093aa7a7e45e260cc3373"> 2928</a></span>&#160;<span class="preprocessor">  #define _TIM1_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Update interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga54cd33b16cbeb398cc1a31a6df4a04dd"> 2929</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Capture/compare 1 interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed724ab1e9d3198f02e0d811a82fa6d8"> 2930</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Capture/compare 2 interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeb6c844a7f810653b8b19ea7cb9f7572"> 2931</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3IF             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Capture/compare 3 interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga34791e1ec10c2bb6f840041154eb6f95"> 2932</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4IF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Capture/compare 4 interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3063a7ffe4e5f6612e8f24e192c17c69"> 2933</a></span>&#160;<span class="comment"></span>  #define _TIM1_COMIF             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Commutation interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6b1df41f2eff8dc224f4a1c7c73ec8b0"> 2934</a></span>&#160;<span class="comment"></span>  #define _TIM1_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Trigger interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae6d299113a4bf97b84688a31fab27009"> 2935</a></span>&#160;<span class="comment"></span>  #define _TIM1_BIF               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Break interrupt flag [0] (in _TIM1_SR1)</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;  <span class="comment">/*  TIM1 Status register 2 (TIM1_SR2) */</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae9acb2debbb3cc4f5b11ed18c554be24"> 2939</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM1 Capture/compare 1 overcapture flag [0] (in _TIM1_SR2)</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga943f1dbdb43fe00c9f5f240f72644ba4"> 2940</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Capture/compare 2 overcapture flag [0] (in _TIM1_SR2)</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadbd72fa43afe651e6cc6ec866951c7df"> 2941</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3OF             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Capture/compare 3 overcapture flag [0] (in _TIM1_SR2)</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga945308568a0178b0fbf14f87fef9fba9"> 2942</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4OF             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Capture/compare 4 overcapture flag [0] (in _TIM1_SR2)</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;  <span class="comment">/*  TIM1 Event generation register (TIM1_EGR) */</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa90a9246327cc26e5db6c0f6ec9d7940"> 2946</a></span>&#160;<span class="preprocessor">  #define _TIM1_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Update generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga46f1591f18edd19ae67a5781db5ec100"> 2947</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Capture/compare 1 generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab084035e01635e96cc630eef445dc796"> 2948</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Capture/compare 2 generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga25935977cc6dfdfca7523d0f767b1269"> 2949</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3G              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Capture/compare 3 generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3d386e57ef5bf35207bd9b82092cd07f"> 2950</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4G              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Capture/compare 4 generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab725ceae80093c4c7a335d00d32877aa"> 2951</a></span>&#160;<span class="comment"></span>  #define _TIM1_COMG              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Capture/compare control update generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8cba78a713b55bc9a9033604af884679"> 2952</a></span>&#160;<span class="comment"></span>  #define _TIM1_TG                ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Trigger generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf9b4dbebaa788f000ff03978908d3e9f"> 2953</a></span>&#160;<span class="comment"></span>  #define _TIM1_BG                ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Break generation [0] (in _TIM1_EGR)</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 1 (TIM1_CCMR1). Output mode */</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga08d4d65c362bc1410e1aeaf76ab3da4f"> 2956</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Compare 1 selection [1:0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga15f5c5dcc0d2dab9be40fc2cadbeda93"> 2957</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 Compare 1 selection [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d86f99bd75e2000aa1cb2587b422b40"> 2958</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Compare 1 selection [1] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8899795dde7253ee4ed0c915ed62e462"> 2959</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Output compare 1 fast enable [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9169c82ebba155eb78e154dd1a50765e"> 2960</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Output compare 1 preload enable [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4ae4a38d85c51fcec71a3ea90c3603a2"> 2961</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 1 mode [2:0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa89d38fd4080bc34b5d6fdf8d2f34fde"> 2962</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 1 mode [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga172389810986629f72b1d473975358ab"> 2963</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Output compare 1 mode [1] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf50dfb449be5e735cb423c3a7de784b"> 2964</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Output compare 1 mode [2] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga22053e21538ea95ea19725bc53cfc9a9"> 2965</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC1CE             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Output compare 1 clear enable [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 1 (TIM1_CCMR1). Input mode */</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="comment">// _TIM1_CC1S [1:0] defined above</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7abbbea6104f3ac7ef7fafd2337c1578"> 2969</a></span>&#160;<span class="preprocessor">  #define _TIM1_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM1 Input capture 1 prescaler [1:0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga78cfaa13d184cf3280d7c7835ba16e31"> 2970</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Input capture 1 prescaler [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga68e0cfaa7c18e2fe22a928d2560731c7"> 2971</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Input capture 1 prescaler [1] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3bc6b6a4d3a171342740b688f46ae941"> 2972</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 1 mode [3:0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95e420512528d4f130bf0ccd6c7e810d"> 2973</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Input capture 1 filter [0] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4005a27f3589cf770bcabb1231815651"> 2974</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Input capture 1 filter [1] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7c4e91d58ba23be421da987fa3ff2291"> 2975</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Input capture 1 filter [2] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a6edfe179803c263576d2d2abbbee9c"> 2976</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Input capture 1 filter [3] (in _TIM1_CCMR1)</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 2 (TIM1_CCMR2). Output mode */</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad6def3d0df6a27f4d373e1cea759f7a1"> 2979</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Compare 2 selection [1:0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa611dbc2078dc0e0254cb9a9cee82323"> 2980</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 Compare 2 selection [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf504aa9c2decad01eac59cb01bb2c046"> 2981</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Compare 2 selection [1] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23171cfc398932b296e13de03801beb2"> 2982</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Output compare 2 fast enable [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d4618370f46bfd75b4fd9a32180b12b"> 2983</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Output compare 2 preload enable [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafa0066a1ddef823d2c109a285d3c5204"> 2984</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 2 mode [2:0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3734451d607f9c1ee79a00d4c7ef70de"> 2985</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 2 mode [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9864ca7f0c318503d45475a3d18a5e8c"> 2986</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Output compare 2 mode [1] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga164a606ac53404fe4e3b0ad1fd19d43b"> 2987</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Output compare 2 mode [2] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaad41941b1c68e32b1dbafa7e6d8553b"> 2988</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC2CE             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Output compare 2 clear enable [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 2 (TIM1_CCMR2). Input mode */</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <span class="comment">// _TIM1_CC2S [1:0] defined above</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3c06c0aba431abc4ef68637eb229b94d"> 2992</a></span>&#160;<span class="preprocessor">  #define _TIM1_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM1 Input capture 2 prescaler [1:0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae3d7fc741272fd096608f8d616fc4118"> 2993</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Input capture 2 prescaler [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9bffc79373f0b5fe2746395e0ed73e11"> 2994</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Input capture 2 prescaler [1] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gada6f67dddd377dadfb24c0a5270c090c"> 2995</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 2 mode [3:0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0bea64ab62ce86428f10448edef75204"> 2996</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Input capture 2 filter [0] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6f996b2fe3b27628a5da1bb5e435dbee"> 2997</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Input capture 2 filter [1] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacddb98a620bc190a8461162de9d24653"> 2998</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Input capture 2 filter [2] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacad56fb7ed1a731c7419c6000443c479"> 2999</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Input capture 2 filter [3] (in _TIM1_CCMR2)</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 3 (TIM1_CCMR3). Output mode */</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5edf3a122f25078033b1ed8a16f6dbcf"> 3002</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC3S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Compare 3 selection [1:0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9cfd6099031e267d7ebf73e984fe1caf"> 3003</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 Compare 3 selection [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ba9abe3c4136b65c340a170d8c29124"> 3004</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Compare 3 selection [1] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5040b57a25f69d02b72a89252f9488fe"> 3005</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Output compare 3 fast enable [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaea81586615a497cf7c5a76012d60b9af"> 3006</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Output compare 3 preload enable [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga02165d8f6470a27453f0480e05df5334"> 3007</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 3 mode [2:0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9809bdf439412e4ab83f5b9e194f8f8c"> 3008</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 3 mode [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacd36c3759518e798de1582bc55eebc7a"> 3009</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Output compare 3 mode [1] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3c1c90fb3cf2a18011380ae06d0d0469"> 3010</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Output compare 3 mode [2] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9773959a184279b3a9ff342c03ec4da2"> 3011</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC3CE             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Output compare 3 clear enable [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 3 (TIM1_CCMR3). Input mode */</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <span class="comment">// _TIM1_CC3S [1:0] defined above</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3e6de1603b1c8491077e8e3dcdb47a7c"> 3015</a></span>&#160;<span class="preprocessor">  #define _TIM1_IC3PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM1 Input capture 3 prescaler [1:0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad7813fc88234fb1c2c52877e6f40ec2f"> 3016</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Input capture 3 prescaler [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad17fb6d5a19aaf546f1938734acb1b92"> 3017</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Input capture 3 prescaler [1] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1b855a7a81f6e4414b3d8ac9f773939e"> 3018</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 3 mode [3:0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga04366388c36f3486949b42d4c924f944"> 3019</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Input capture 3 filter [0] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6fb62b2b69f26f5da3ba25efc3b952aa"> 3020</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Input capture 3 filter [1] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga51f8d8afee2be06dff4862b38f617b81"> 3021</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Input capture 3 filter [2] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadca683ac9472745fcde7493bf5ef5555"> 3022</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC3F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Input capture 3 filter [3] (in _TIM1_CCMR3)</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 4 (TIM1_CCMR4). Output mode */</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ea8fd00e63d9e42f848b14f27aed6ea"> 3025</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC4S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Compare 4 selection [1:0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0833ce8c655141566321c0cb8a58129c"> 3026</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 Compare 4 selection [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5c48f64f6cf10be0b111420b1d169285"> 3027</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Compare 4 selection [1] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga473dff56a0c7f4b12e5cb04e586c59d2"> 3028</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Output compare 4 fast enable [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaff127ab392a9b53cfa058ec90e21454"> 3029</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Output compare 4 preload enable [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f2f9fd3cfa1c28b3495a90781ca96e8"> 3030</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 4 mode [2:0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga76f0569ba192d2441c39c6192872cdbe"> 3031</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 4 mode [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed00785590c4d8a1e15cfc88425ad74c"> 3032</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Output compare 4 mode [1] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga589044f3ae86e059f5ef2df8cb130191"> 3033</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Output compare 4 mode [2] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga96485f9ec0f36acc836a92e84b5fbaf5"> 3034</a></span>&#160;<span class="comment"></span>  #define _TIM1_OC4CE             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Output compare 4 clear enable [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;  <span class="comment">/*  TIM1 Capture/compare mode register 4 (TIM1_CCMR4). Input mode */</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  <span class="comment">// _TIM1_CC4S [1:0] defined above</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae5f00a0e2d7d0e619ff228621100575d"> 3038</a></span>&#160;<span class="preprocessor">  #define _TIM1_IC4PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM1 Input capture 4 prescaler [1:0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga04df0e177897e3470caabfe436a9e3c3"> 3039</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Input capture 4 prescaler [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafa6d3d61cfc50bcdf87b55efafcc4e58"> 3040</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Input capture 4 prescaler [1] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab310367af5e37bb2b64483180dea9f36"> 3041</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output compare 4 mode [3:0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab605ceeb9a8761b3eca9ac9a80d7c517"> 3042</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Input capture 4 filter [0] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gada0c1f95d9eab5f132faa6e9a5e6c682"> 3043</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Input capture 4 filter [1] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf2ad31461d03f06c17e0495e9f692176"> 3044</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Input capture 4 filter [2] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf85ffadb2261ee30b7b2861be4a9636"> 3045</a></span>&#160;<span class="comment"></span>  #define _TIM1_IC4F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Input capture 4 filter [3] (in _TIM1_CCMR4)</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <span class="comment">/*  TIM1 Capture/compare enable register 1 (TIM1_CCER1) */</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaefe57838641665816c0967e364e53d63"> 3048</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Capture/compare 1 output enable [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d0fb36352d662cb1d5977f44cbc0552"> 3049</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Capture/compare 1 output polarity [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1bab44ac8ae6ff689c19f77f0493c5e5"> 3050</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1NE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Capture/compare 1 complementary output enable [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9ed56cefa4baaf6556ce58ebbf6fc624"> 3051</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC1NP             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Capture/compare 1 complementary output polarity [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa67b94ffc4ad0149f97b14eb6affe41d"> 3052</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Capture/compare 2 output enable [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7471b5ba08558133a0fa68924153ad5e"> 3053</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Capture/compare 2 output polarity [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1abedc6c5551b7bf29751976c2ace11d"> 3054</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2NE             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Capture/compare 2 complementary output enable [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga27f9eb6ecbe8e37ea2486ccc6442af82"> 3055</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC2NP             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Capture/compare 2 complementary output polarity [0] (in _TIM1_CCER1)</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  <span class="comment">/*  TIM1 Capture/compare enable register 2 (TIM1_CCER2) */</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9832af9c20d515d57778eccf9f0fdee9"> 3058</a></span>&#160;<span class="preprocessor">  #define _TIM1_CC3E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Capture/compare 3 output enable [0] (in _TIM1_CCER2)</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga230f36ae2d557aa98efc68477a5c3ef7"> 3059</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Capture/compare 3 output polarity [0] (in _TIM1_CCER2)</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga91d131cfd8c1c17bab0e139d1c3a231b"> 3060</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3NE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Capture/compare 3 complementary output enable [0] (in _TIM1_CCER2)</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga01e9dc33bc4d75becd87fa7bcccb0cce"> 3061</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC3NP             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Capture/compare 3 complementary output polarity [0] (in _TIM1_CCER2)</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga88276d7bb4c8f3201a0734ccd86ed07b"> 3062</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4E              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Capture/compare 4 output enable [0] (in _TIM1_CCER2)</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95b2ac6d78673ed93d7e201e3fe396bb"> 3063</a></span>&#160;<span class="comment"></span>  #define _TIM1_CC4P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Capture/compare 4 output polarity [0] (in _TIM1_CCER2)</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="comment">/*  TIM1 Break register (TIM1_BKR) */</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga407c21eb3c520892f932b28520c62c62"> 3067</a></span>&#160;<span class="preprocessor">  #define _TIM1_LOCK              ((int8_t) (0x03 &lt;&lt; 0))         </span><span class="comment">///&lt; TIM1 Lock configuration [1:0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaacc83229fa684f370ace5c21f9e35f67"> 3068</a></span>&#160;<span class="comment"></span>  #define _TIM1_LOCK0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM1 Lock configuration [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafe4e8059ce64218d6712a35b18ada985"> 3069</a></span>&#160;<span class="comment"></span>  #define _TIM1_LOCK1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Lock configuration [1] (in _TIM1_BKR)</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8ddc2130fff6fdaf25b968426836777"> 3070</a></span>&#160;<span class="comment"></span>  #define _TIM1_OSSI              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Off state selection for idle mode [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6311496bbfbe49a0251f12444f1738a7"> 3071</a></span>&#160;<span class="comment"></span>  #define _TIM1_OSSR              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Off state selection for Run mode [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab6bd4c92793920464d86870bf3f02c77"> 3072</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKE               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Break enable [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga85615bee95b5899f8203ca834bd9dcff"> 3073</a></span>&#160;<span class="comment"></span>  #define _TIM1_BKP               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Break polarity [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga34f74c98eec97cd6058bd742ed213ef1"> 3074</a></span>&#160;<span class="comment"></span>  #define _TIM1_AOE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Automatic output enable [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga874051c91085f55fc3f4b8e2b8159e6b"> 3075</a></span>&#160;<span class="comment"></span>  #define _TIM1_MOE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM1 Main output enable [0] (in _TIM1_BKR)</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="comment">/*  TIM1 Output idle state register (TIM1_OISR) */</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33b5f0eec11b9fc99d4fa90138d25be9"> 3078</a></span>&#160;<span class="preprocessor">  #define _TIM1_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM1 Output idle state 1 (OC1 output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga419f8beb7f88b5ca309099a78c245f3b"> 3079</a></span>&#160;<span class="comment"></span>  #define _TIM1_OIS1N             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM1 Output idle state 1 (OC1N output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0b9bbc707cbe8a963cc2a1a380079f05"> 3080</a></span>&#160;<span class="comment"></span>  #define _TIM1_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM1 Output idle state 2 (OC2 output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab2bc0525096ed79a55cc59d8b89118cd"> 3081</a></span>&#160;<span class="comment"></span>  #define _TIM1_OIS2N             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM1 Output idle state 2 (OC2N output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07fedba950f2679e5117e40b2c0f0762"> 3082</a></span>&#160;<span class="comment"></span>  #define _TIM1_OIS3              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM1 Output idle state 3 (OC3 output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabd03d7b724dd9755377f0061bafc9242"> 3083</a></span>&#160;<span class="comment"></span>  #define _TIM1_OIS3N             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM1 Output idle state 3 (OC3N output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2e14fc713fc9e1d6ca728852c68dd53f"> 3084</a></span>&#160;<span class="comment"></span>  #define _TIM1_OIS4              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM1 Output idle state 4 (OC4 output) [0] (in _TIM1_OISR)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#endif // TIM1_AddressBase</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">// 16-Bit Timer 2 (TIM2)</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#if defined(TIM2_AddressBase)</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 2 (TIM2) */</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">    /** @brief TIM2 Control register 1 (TIM2_CR1) */</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment">    /** @brief Reserved registers on selected devices (2B) */</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">    #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;      uint8_t   res[2];</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="comment">    /** @brief TIM2 Interrupt enable register (TIM2_IER) */</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IE   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt enable</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">    /** @brief TIM2 Status register 1 (TIM2_SR1) */</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IF   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt flag</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">    /** @brief TIM2 Status register 2 (TIM2_SR2) */</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3OF   : 1;    <span class="comment">///&lt; Capture/compare 3 overcapture flag</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 4;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment"></span>    } SR2;</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">    /** @brief TIM2 Event generation register (TIM2_EGR) */</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3G    : 1;    <span class="comment">///&lt; Capture/compare 3 generation</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare mode register 1 (TIM2_CCMR1) */</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;    } CCMR1;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare mode register 2 (TIM2_CCMR2) */</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;    } CCMR2;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare mode register 3 (TIM2_CCMR3) */</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3PE   : 1;    <span class="comment">///&lt; Output compare 3 preload enable</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3M    : 3;    <span class="comment">///&lt; Output compare 3 mode</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3CE   : 1;    <span class="comment">///&lt; Output compare 3 clear enable</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3PSC  : 2;    <span class="comment">///&lt; Input capture 3 prescaler</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3F    : 4;    <span class="comment">///&lt; Input capture 3 filter</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    } CCMR3;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare enable register 1 (TIM2_CCER1) */</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment"></span>    } CCER1;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">    /** @brief TIM2 Capture/compare enable register 2 (TIM2_CCER2) */</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3E    : 1;    <span class="comment">///&lt; Capture/compare 3 output enable</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3P    : 1;    <span class="comment">///&lt; Capture/compare 3 output polarity</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 6;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment"></span>    } CCER2;</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment">    /** @brief TIM2 16-bit counter high byte (TIM2_CNTRH) */</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">    /** @brief TIM2 16-bit counter low byte (TIM2_CNTRL) */</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">    /** @brief TIM2 16-bit prescaler high byte (TIM2_PSCR) */</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; prescaler [3:0]</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">    /** @brief TIM2 16-bit auto-reload value high byte (TIM2_ARRH) */</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">    /** @brief TIM2 16-bit auto-reload value low byte (TIM2_ARRL) */</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 1 high byte (TIM2_CCR1H) */</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 1 low byte (TIM2_CCR1L) */</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 2 high byte (TIM2_CCR2H) */</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 2 low byte (TIM2_CCR2L) */</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 3 high byte (TIM2_CCR3H) */</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 3 [15:8]</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment"></span>    } CCR3H;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">    /** @brief TIM2 16-bit capture/compare value 3 low byte (TIM2_CCR3L) */</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 3 [7:0]</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment"></span>    } CCR3L;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  } <a class="code" href="struct_t_i_m2__t.html">TIM2_t</a>;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  <span class="comment">/* Pointer to TIM2 registers */</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6a0a6ebdd503a9d2a226b262ea8e063b"> 3310</a></span>&#160;<span class="preprocessor">  #define _TIM2        _SFR(TIM2_t,    TIM2_AddressBase)         </span><span class="comment">///&lt; TIM2 struct/bit access</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga259ff2028d576b62fb2f65de582dd10f"> 3311</a></span>&#160;<span class="comment"></span>  #define _TIM2_CR1    _SFR(uint8_t,   TIM2_AddressBase+0x00)    <span class="comment">///&lt; TIM2 control register 1</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment"></span>  #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)  // 2B offset for selected devices</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    <span class="comment">// 2B reserved</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x03)    </span><span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR3  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare mode register 3</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment"></span>    #define _TIM2_CCER2  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 Capture/compare enable register 2</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment"></span>    #define _TIM2_CCR3H  _SFR(uint8_t,   TIM2_AddressBase+0x15)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment"></span>    #define _TIM2_CCR3L  _SFR(uint8_t,   TIM2_AddressBase+0x16)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5db0bff36d08f4d61ac8908896310fc2"> 3335</a></span>&#160;<span class="preprocessor">    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x01)    </span><span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga086ab0027ced0aecf235f8b3ff687240"> 3336</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x02)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab98846caaf5051f3c41f004e3d3a2765"> 3337</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x03)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae84afe2e3ed990fbbd3e46aff3102085"> 3338</a></span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga286474ac74d8c46a6a1e24f457e7ea69"> 3339</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga163e32eacbda611a1cd4bbd25d6b3ed4"> 3340</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2ec52f5187ff098a309343527cc3b551"> 3341</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR3  _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Capture/compare mode register 3</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf4f076ff80f1cefa4ebe006805475a1b"> 3342</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad0471f5424ddf5aba338716d75192a62"> 3343</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER2  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare enable register 2</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad088902b227c5e0ea66b534917900c58"> 3344</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8de76a27d9f851cdef1874e594dc0729"> 3345</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga43ac311914213e0346adb82d72e66cd9"> 3346</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad6557578ddcf9a7d6b3336fd11ce68b7"> 3347</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6b366186cfa83bf1b39eecca607e1092"> 3348</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaca425c741ad29ec4228bc7f15fb203cc"> 3349</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad59c0e55382db47c8c958688036a50a7"> 3350</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d67a0d3d61549e2bf55f6bff441eab5"> 3351</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac8fb42f2cc04ceb0e43c57a0eb678222"> 3352</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5e4d432f3b27ff3823ce379e55d17a17"> 3353</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR3H  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33abb29556e64c5ce26ca33cd1c223e8"> 3354</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR3L  _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;  <span class="comment">/* TIM2 Module Reset Values */</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3fd257efd4630bea294ceb69be8a9c95"> 3358</a></span>&#160;<span class="preprocessor">  #define _TIM2_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM2 control register 1 reset value</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a610d5292dd04abed7de2f6fc5c804a"> 3359</a></span>&#160;<span class="comment"></span>  #define _TIM2_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 interrupt enable register reset value</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga48d9a5ad8c582f401afd6712277714dd"> 3360</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 1 reset value</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacd56e7836e5986613b08c311209aa048"> 3361</a></span>&#160;<span class="comment"></span>  #define _TIM2_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 2 reset value</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1f55252472e1149bc1556b879a530db0"> 3362</a></span>&#160;<span class="comment"></span>  #define _TIM2_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Event generation register reset value</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaae562fb9eb8d258557dbc398ac196728"> 3363</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga09798015a68ecbc5b5f057cfa9268d62"> 3364</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9a596371402a7a2ae2c8c7ae91ac60c2"> 3365</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCMR3_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 3 reset value</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4da3ff9d87075fd1b11d4c43e182a110"> 3366</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae5ad631e88a793551f93a24af61058a0"> 3367</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCER2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 2 reset value</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf80aaf76548b5b529c76de7ce93b0a03"> 3368</a></span>&#160;<span class="comment"></span>  #define _TIM2_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register high byte reset value</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1c2bfe06586787c41fe1596fbf4aeaf0"> 3369</a></span>&#160;<span class="comment"></span>  #define _TIM2_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register low byte reset value</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac8d4fe296823929c8e0d8e42f79f8337"> 3370</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 clock prescaler register reset value</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23a77d688b906af5fca8e2db58df5ea1"> 3371</a></span>&#160;<span class="comment"></span>  #define _TIM2_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register high byte reset value</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga48df2e2a993a1d74dfdbb302c4b816ee"> 3372</a></span>&#160;<span class="comment"></span>  #define _TIM2_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register low byte reset value</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad3ee81caa1bf6619048160b0a72e9ab7"> 3373</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d7d0ca72818b15dead92db1969b2338"> 3374</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa1d007d28375d64296ecd236e7eb429f"> 3375</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaad1b934ed7abb6ca2e71a409b6edb94d"> 3376</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga793395eb274f86647ee81c4885acd94e"> 3377</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR3H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 high byte reset value</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga81d8d43909b1e7b1d0c6d9e832c8f8d4"> 3378</a></span>&#160;<span class="comment"></span>  #define _TIM2_CCR3L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 3 low byte reset value</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;  <span class="comment">/* TIM2 Control register (TIM2_CR1) */</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4d0d54d3db419428ce9487555ec39a86"> 3381</a></span>&#160;<span class="preprocessor">  #define _TIM2_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Counter enable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga488ad93313916680e3367217c8a76146"> 3382</a></span>&#160;<span class="comment"></span>  #define _TIM2_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Update disable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2c6acc91ac1d081ce0729457f87c48ea"> 3383</a></span>&#160;<span class="comment"></span>  #define _TIM2_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Update request source [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabdb0fbb1fc52a314d983cf9f3ae2def9"> 3384</a></span>&#160;<span class="comment"></span>  #define _TIM2_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 One-pulse mode [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2044541cbe466002090107ec9ab24ccb"> 3386</a></span>&#160;<span class="preprocessor">  #define _TIM2_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM2 Auto-reload preload enable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;  <span class="comment">/* TIM2 Interrupt enable (TIM2_IER) */</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5382e3368a17c164079e4a991aa2a679"> 3389</a></span>&#160;<span class="preprocessor">  #define _TIM2_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga92a0d687d3894ea6b2cd0c032e76806e"> 3390</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeb0c07b080b18f9c3d80a9e7a79ad716"> 3391</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafd5e2fefdcc14f33fcfb6257485090a5"> 3392</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3IE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Capture/compare 3 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;  <span class="comment">/*  TIM2 Status register 1 (TIM2_SR1) */</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5ab335b7c6e170360ccb59f24c06c0be"> 3396</a></span>&#160;<span class="preprocessor">  #define _TIM2_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga96fd20f65491c46ec6a314a1fbaf2e12"> 3397</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga50fba008438299b220706d51b4fa4cad"> 3398</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga76857d7a736f8b4b65f3c35596ba80e5"> 3399</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3IF             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Capture/compare 3 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;  <span class="comment">/*  TIM2 Status register 2 (TIM2_SR2) */</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0f9481bbd7ca5da5eeb5e21f342957c6"> 3404</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga02879cf72726a4b9e6f6c0b262dbbec5"> 3405</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaad73b69e0d2ff4b6fe2b495bcae1d1f9"> 3406</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3OF             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Capture/compare 3 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;  <span class="comment">/*  TIM2 Event generation register (TIM2_EGR) */</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5266adba8da88800d10a98c05a1bbf84"> 3410</a></span>&#160;<span class="preprocessor">  #define _TIM2_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5e34e1bf126f5661c201715cf6097136"> 3411</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3d2682ba3b1b677695f51397e17b3946"> 3412</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae6a07143445aa58c5d8fac67384a64ae"> 3413</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3G              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Capture/compare 3 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 1 (TIM2_CCMR1). Output mode */</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6e517956ceb92633eaf3be3ddb27039a"> 3417</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1b4919d1d2610955b18cffc74e8717c8"> 3418</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 1 selection [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0084685f417ff1c3658edbc2be572dff"> 3419</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 1 selection [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga456e651c5a48a00e8832616a4e89094f"> 3421</a></span>&#160;<span class="preprocessor">  #define _TIM2_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad5341aec01be144d3ef04ecaa05fe010"> 3422</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5"> 3423</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0e4a5f6e4ee6e938c8703debf90387b4"> 3424</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab2fca2ac40cfffc059112877322e26bb"> 3425</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 1 (TIM2_CCMR1). Input mode */</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  <span class="comment">// _TIM2_CC1S [1:0] defined above</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7b59da9c390a86970f742766d8f33f8c"> 3430</a></span>&#160;<span class="preprocessor">  #define _TIM2_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97c4c0cabc38009f19af2147a9f848e3"> 3431</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga500ae9648ad0d75fb2f4b84019cb178d"> 3432</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0debc2aa30160bf7dce9c290eb8e3db0"> 3433</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab58593b26c52ab830701c34fc9d50caa"> 3434</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae1ef1f1146bfb15e1221363a345e9855"> 3435</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf21d7d9149960e25f574d43517e8b17e"> 3436</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa5fafe163fa624296c6c86e4365f0dca"> 3437</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Output compare 1 mode [3] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 2 (TIM2_CCMR2). Output mode */</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga913b74bc4a812b082c40e0581053c805"> 3440</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga570e9c1366cdeeedae3a3319175edad3"> 3441</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 2 selection [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0e558aaed3a44682dfee40271bcc1945"> 3442</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 2 selection [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd"> 3444</a></span>&#160;<span class="preprocessor">  #define _TIM2_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga847971ea717ff933285397c7bb000afa"> 3445</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa224e2148ffefd81fbaf64a57692293c"> 3446</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c83bdae5c141c781e4e5a53a5a991e4"> 3447</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga612781df9c577e0cdbb1b7651e144937"> 3448</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 2 (TIM2_CCMR2). Input mode */</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;  <span class="comment">// _TIM2_CC2S [1:0] defined above</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaffa27f32a861b6f013414fa4c52cebca"> 3453</a></span>&#160;<span class="preprocessor">  #define _TIM2_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga38e4b4fc13b8ef669afcbf208e34435f"> 3454</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga456380e16c62e3c7e4e843320d7545b1"> 3455</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga613d6d1532814927c546c8facf4174c6"> 3456</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabc27cec3aeb0c7576642a2e89bebd699"> 3457</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga38915038f33a0040b3182604c023143d"> 3458</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1cb6267a07239bfa0582a016e0a6edc7"> 3459</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1114956c2e25e5e14adc053e3c5bbaf2"> 3460</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Output compare 2 mode [3] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 3 (TIM2_CCMR3). Output mode */</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae7abf88abbf5ff509181c2963043e775"> 3463</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC3S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 3 selection [1:0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga69f47b51ab4591353acf3545515a6786"> 3464</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 3 selection [0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad0c7433d3c9f5ce566d6451629d06ba9"> 3465</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 3 selection [1] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadbaa0935ef295c1bfe57e0c272f1dd43"> 3467</a></span>&#160;<span class="preprocessor">  #define _TIM2_OC3PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM2 Output compare 3 preload enable [0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e7a70064670913a38f18830ff23b22b"> 3468</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC3M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 3 mode [2:0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga05816f66beeba6380ddd8b8f1242540f"> 3469</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC3M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 3 mode [0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1c81341dc72b7110521def563b5a1a59"> 3470</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC3M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 3 mode [1] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga004f1f006d2d96f112a6c9c503b62a4b"> 3471</a></span>&#160;<span class="comment"></span>  #define _TIM2_OC3M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 3 mode [2] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;  <span class="comment">/*  TIM2 Capture/compare mode register 3 (TIM2_CCMR3). Input mode */</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <span class="comment">// _TIM2_CC3S [1:0] defined above</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0874521ac194284957cfd2c0c9075fc"> 3476</a></span>&#160;<span class="preprocessor">  #define _TIM2_IC3PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 3 prescaler [1:0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5fb0292bc3d96f99ee79840d58cb0183"> 3477</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 3 prescaler [0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaab93e5df2af47457026cdaacb1fd2975"> 3478</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 3 prescaler [1] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeac73f86e50d04203455fd118f4ac54f"> 3479</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 3 mode [3:0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0bf1fb766ecee4d8a587a9624eb5e3ec"> 3480</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 3 mode [0] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacc089b3e9a1f719eeb33653f4b000058"> 3481</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 3 mode [1] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabcd7ce9fd88e60557b4342d3064c6328"> 3482</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 3 mode [2] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1214bad4c7ad83ef9bf9d2b443252ccd"> 3483</a></span>&#160;<span class="comment"></span>  #define _TIM2_IC3F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Output compare 3 mode [3] (in _TIM2_CCMR3)</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="comment">/*  TIM2 Capture/compare enable register 1 (TIM2_CCER1) */</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4dc3bf0bd0bdf589310aa79f1adf1912"> 3486</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb"> 3487</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadaa562baa4127b917bf6cc4e4ff4d7cc"> 3489</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga25a13347d8f9899461e694032adb6429"> 3490</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="comment">/*  TIM2 Capture/compare enable register 2 (TIM2_CCER2) */</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga92fa25b758ccd1e12c0b2fe3f83a7f4a"> 3494</a></span>&#160;<span class="preprocessor">  #define _TIM2_CC3E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Capture/compare 3 output enable [0] (in _TIM2_CCER2)</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4a604e693457c5f5dc012f37e32647bb"> 3495</a></span>&#160;<span class="comment"></span>  #define _TIM2_CC3P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 3 output polarity [0] (in _TIM2_CCER2)</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="comment">/*  TIM2 prescaler (TIM2_PSCR) */</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga004c5856d2f9b5652f4d9d063b7c8243"> 3499</a></span>&#160;<span class="preprocessor">  #define _TIM2_PSC               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 prescaler [3:0] (in _TIM2_PSCR)</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga502225b7737a5bd7b3567db621f6ddbb"> 3500</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 prescaler [0] (in _TIM2_PSCR)</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafd1d908f45a1de13e4b4c3d85a6d7640"> 3501</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 prescaler [1] (in _TIM2_PSCR)</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6000823df049fc87092f4f897df5031b"> 3502</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 prescaler [2] (in _TIM2_PSCR)</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4b1c920525230852a7c5d16cdc6aeb3e"> 3503</a></span>&#160;<span class="comment"></span>  #define _TIM2_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 prescaler [3] (in _TIM2_PSCR)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#endif // TIM2_AddressBase</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">// 16-Bit Timer 3 (TIM3)</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 3 (TIM3) */</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">    /** @brief TIM3 Control register 1 (TIM3_CR1) */</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">    /** @brief TIM3 Interrupt enable register (TIM3_IER) */</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">    /** @brief TIM3 Status register 1 (TIM3_SR1) */</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">    /** @brief TIM3 Status register 2 (TIM3_SR2) */</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 5;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment"></span>    } SR2;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">    /** @brief TIM3 Event generation register (TIM3_EGR) */</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">    /** @brief TIM3 Capture/compare mode register 1 (TIM3_CCMR1) */</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;    } CCMR1;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">    /** @brief TIM3 Capture/compare mode register 2 (TIM3_CCMR2) */</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment"></span>     } OUT;</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;    } CCMR2;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">    /** @brief TIM3 Capture/compare enable register 1 (TIM3_CCER1) */</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment"></span>    } CCER1;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">    /** @brief TIM3 16-bit counter high byte (TIM3_CNTRH) */</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">    /** @brief TIM3 16-bit counter low byte (TIM3_CNTRL) */</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">    /** @brief TIM3 16-bit prescaler high byte (TIM3_PSCR) */</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; prescaler [3:0]</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment">    /** @brief TIM3 16-bit auto-reload value high byte (TIM3_ARRH) */</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">    /** @brief TIM3 16-bit auto-reload value low byte (TIM3_ARRL) */</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 1 high byte (TIM3_CCR1H) */</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 1 low byte (TIM3_CCR1L) */</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 2 high byte (TIM3_CCR2H) */</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">    /** @brief TIM3 16-bit capture/compare value 2 low byte (TIM3_CCR2L) */</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  } <a class="code" href="struct_t_i_m3__t.html">TIM3_t</a>;</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;  <span class="comment">/* Pointer to TIM3 registers */</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga01c74d48b0c680b04c101f30fa93f62e"> 3677</a></span>&#160;<span class="preprocessor">  #define _TIM3        _SFR(TIM3_t,    TIM3_AddressBase)         </span><span class="comment">///&lt; TIM3 struct/bit access</span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gace1bb3982e34724777baddc824fec35c"> 3678</a></span>&#160;<span class="comment"></span>  #define _TIM3_CR1    _SFR(uint8_t,   TIM3_AddressBase+0x00)    <span class="comment">///&lt; TIM3 control register 1</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf2da84a5310643b83dc6d34d52a0f8ff"> 3679</a></span>&#160;<span class="comment"></span>  #define _TIM3_IER    _SFR(uint8_t,   TIM3_AddressBase+0x01)    <span class="comment">///&lt; TIM3 interrupt enable register</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga548194718109b478d0d8f4197994a7e4"> 3680</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR1    _SFR(uint8_t,   TIM3_AddressBase+0x02)    <span class="comment">///&lt; TIM3 status register 1</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2273dc4deb160209c6de4f39b3b2491c"> 3681</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR2    _SFR(uint8_t,   TIM3_AddressBase+0x03)    <span class="comment">///&lt; TIM3 status register 2</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa3c07b9aba5c0ced387c7a94d8a9357b"> 3682</a></span>&#160;<span class="comment"></span>  #define _TIM3_EGR    _SFR(uint8_t,   TIM3_AddressBase+0x04)    <span class="comment">///&lt; TIM3 Event generation register</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga920a0f8eb2829ec7e06e91a776f812c2"> 3683</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1  _SFR(uint8_t,   TIM3_AddressBase+0x05)    <span class="comment">///&lt; TIM3 Capture/compare mode register 1</span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga155b6c97c2a7d3942c41d0b6ba7055a5"> 3684</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2  _SFR(uint8_t,   TIM3_AddressBase+0x06)    <span class="comment">///&lt; TIM3 Capture/compare mode register 2</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafb9655e7b0efa6e9bbcc48edfc774d95"> 3685</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCER1  _SFR(uint8_t,   TIM3_AddressBase+0x08)    <span class="comment">///&lt; TIM3 Capture/compare enable register 1</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab24436a8ff308cf3a813579763c9c4a7"> 3686</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRH  _SFR(uint8_t,   TIM3_AddressBase+0x0A)    <span class="comment">///&lt; TIM3 counter register high byte</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga119c92744b8385f712eab90fecca868f"> 3687</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRL  _SFR(uint8_t,   TIM3_AddressBase+0x0B)    <span class="comment">///&lt; TIM3 counter register low byte</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga61f68c94e67e99cb7df7c246bbd445fa"> 3688</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR   _SFR(uint8_t,   TIM3_AddressBase+0x0C)    <span class="comment">///&lt; TIM3 clock prescaler register</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa400ce95c4c0b46d489ca0af0b808a27"> 3689</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRH   _SFR(uint8_t,   TIM3_AddressBase+0x0D)    <span class="comment">///&lt; TIM3 auto-reload register high byte</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0491aeea1a17862de2b628bb07b4a9db"> 3690</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRL   _SFR(uint8_t,   TIM3_AddressBase+0x0E)    <span class="comment">///&lt; TIM3 auto-reload register low byte</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga64f6a8c45c1f65b9c91f6effab297488"> 3691</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1H  _SFR(uint8_t,   TIM3_AddressBase+0x0F)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga77bffec9a6830f10118258fa75bf0c0d"> 3692</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1L  _SFR(uint8_t,   TIM3_AddressBase+0x10)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga033e6c1e0bf90f6aee6cb805939f76ad"> 3693</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2H  _SFR(uint8_t,   TIM3_AddressBase+0x11)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga05f4662b7f205e5c1bbbda8c9050be8d"> 3694</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2L  _SFR(uint8_t,   TIM3_AddressBase+0x12)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  <span class="comment">/* TIM3 Module Reset Values */</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72b6c244e6a2c82adebe6d8178885f3f"> 3697</a></span>&#160;<span class="preprocessor">  #define _TIM3_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM3 control register 1 reset value</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab219639b718fabdeee8ec3c5207fa46c"> 3698</a></span>&#160;<span class="comment"></span>  #define _TIM3_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 interrupt enable register reset value</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0b4272cce1f61af5a52885cabc1aeb5"> 3699</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 1 reset value</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9df00e4bfedbb3d038e679b7e622e686"> 3700</a></span>&#160;<span class="comment"></span>  #define _TIM3_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 2 reset value</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86"> 3701</a></span>&#160;<span class="comment"></span>  #define _TIM3_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Event generation register reset value</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaea6a605ca631f74d274aeb575102ea43"> 3702</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae7726330e7db3ad7249b2b70bbd6b334"> 3703</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4d8d594f72a3c88e629424c4d7ece6f8"> 3704</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9bb9ee75391745193adbd0493f3a70f7"> 3705</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register high byte reset value</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e"> 3706</a></span>&#160;<span class="comment"></span>  #define _TIM3_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register low byte reset value</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8ff4543d4904b3141108b1eda0f6f079"> 3707</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 clock prescaler register reset value</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaeb6c08e667789eb5c3e3b8eec36a411"> 3708</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register high byte reset value</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga639a4e035e2a78c68eb947228629e7a9"> 3709</a></span>&#160;<span class="comment"></span>  #define _TIM3_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register low byte reset value</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa4bda9f0d4c799132969818deb668f7a"> 3710</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaae42ea3cab2a39b5318089dab93f558d"> 3711</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga215c2b4ddd1588fa06569da54a32e9c4"> 3712</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga135adc82caf6a880274f3034954803df"> 3713</a></span>&#160;<span class="comment"></span>  #define _TIM3_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  <span class="comment">/* TIM3 Control register (TIM3_CR1) */</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa3c9c1799aff12dba3968a7a8a03b824"> 3716</a></span>&#160;<span class="preprocessor">  #define _TIM3_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Counter enable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2a2bcd1d4e21f90c50fa10eb62b88662"> 3717</a></span>&#160;<span class="comment"></span>  #define _TIM3_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Update disable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga21807594982efb47487032b43ffd154f"> 3718</a></span>&#160;<span class="comment"></span>  #define _TIM3_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Update request source [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga31097501e62bcc400ea8e5afb48c13b2"> 3719</a></span>&#160;<span class="comment"></span>  #define _TIM3_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 One-pulse mode [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf138a4c05709cfc340750915b8266c4b"> 3721</a></span>&#160;<span class="preprocessor">  #define _TIM3_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM3 Auto-reload preload enable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  <span class="comment">/* TIM3 Interrupt enable (TIM3_IER) */</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga43d3e436024a1760efdefe5c5c5af7a6"> 3724</a></span>&#160;<span class="preprocessor">  #define _TIM3_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf374a2ec15b7e0ff005998a77c3a2e92"> 3725</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf86395fbf46e48c9938e7dedfc18206f"> 3726</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;  <span class="comment">/*  TIM3 Status register 1 (TIM3_SR1) */</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0"> 3730</a></span>&#160;<span class="preprocessor">  #define _TIM3_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga210f7095973dda57a902a6988928b713"> 3731</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8e21341d7029fb0423f4b11650c346a3"> 3732</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;  <span class="comment">/*  TIM3 Status register 2 (TIM3_SR2) */</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaba6cbd4376a5ebdc729f016bc04e0a13"> 3737</a></span>&#160;<span class="preprocessor">  #define _TIM3_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2)</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4"> 3738</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;  <span class="comment">/*  TIM3 Event generation register (TIM3_EGR) */</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga44e9d595263b076ad7df524edbbb722e"> 3742</a></span>&#160;<span class="preprocessor">  #define _TIM3_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6b968fe10f2d05cebd492b8c0b223f7d"> 3743</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac7194c6790b7b75acb255c318af8063e"> 3744</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 1 (TIM3_CCMR1). Output mode */</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga83cd522477cf3e80783c80dcb77cd7f6"> 3748</a></span>&#160;<span class="preprocessor">  #define _TIM3_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga18fee13d89b4fe37a830513509fa9cbc"> 3749</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Compare 1 selection [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga76149dfbc4a8c04729aec8021e5c4218"> 3750</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Compare 1 selection [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga03dd1bcd282e3424a5cd29582e377b28"> 3752</a></span>&#160;<span class="preprocessor">  #define _TIM3_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad0d059b6f9a90b25f784781a30820e30"> 3753</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0301709d7c7326d472470e82c0da4ff6"> 3754</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga44e4be5cfb64926ff97811ff01cab5f1"> 3755</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ef222e534d80de3f36eea8796f27797"> 3756</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 1 (TIM3_CCMR1). Input mode */</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;  <span class="comment">// _TIM3_CC1S [1:0] defined above</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f"> 3761</a></span>&#160;<span class="preprocessor">  #define _TIM3_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafb75f24a8c0ab65a5458729bcf501818"> 3762</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2e945916e0cc91a182d01cbe15072a21"> 3763</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga24b081528c041fcfbd63a814a769df11"> 3764</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b"> 3765</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga04541b4b636f069a6729fb8b10a5ecce"> 3766</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac22db08041da65a733eb5072b204dec0"> 3767</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga599f764ec05f89e695944ac36c52d40b"> 3768</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Output compare 1 mode [3] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 2 (TIM3_CCMR2). Output mode */</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8995ab8850b5004afeb10bd4a1006d5e"> 3771</a></span>&#160;<span class="preprocessor">  #define _TIM3_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1d81b9eacdc6396a3adefff730c9cc01"> 3772</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Compare 2 selection [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacfd35656d0cae6a1611ac41dded29c43"> 3773</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Compare 2 selection [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3bfc82cf40618dfef217d8f0c9876adb"> 3775</a></span>&#160;<span class="preprocessor">  #define _TIM3_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga90021ab05f63eb77f1041275b181aee6"> 3776</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7ad1762c81397871d2ee59ec91877c80"> 3777</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gace85d18b4653a91205143bebe08d6fdf"> 3778</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6f6f377190b7bf62339265600d55b97c"> 3779</a></span>&#160;<span class="comment"></span>  #define _TIM3_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;  <span class="comment">/*  TIM3 Capture/compare mode register 2 (TIM3_CCMR2). Input mode */</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <span class="comment">// _TIM3_CC2S [1:0] defined above</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadfded4492c57a2684adea253a73846b9"> 3784</a></span>&#160;<span class="preprocessor">  #define _TIM3_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga26240a8de78272c9bcb6292bae32fa47"> 3785</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae894ad05fedd461074b19f9051596c23"> 3786</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72928486108cdd7b5e62da0568d29c43"> 3787</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5dc00f1d91a42e602d6dcdd7c5277937"> 3788</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga497858969bcc31bcd50ebbe991991120"> 3789</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6c776e6b479c88d669feaeb291fd95d8"> 3790</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4bc1797b9f34a4fca7acaf46969f1473"> 3791</a></span>&#160;<span class="comment"></span>  #define _TIM3_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Output compare 2 mode [3] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="comment">/*  TIM3 Capture/compare enable register 1 (TIM3_CCER1) */</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab270aec1ac58ae82f6fc4628d0042319"> 3794</a></span>&#160;<span class="preprocessor">  #define _TIM3_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5c6499c72801d86cf630db9bc376cced"> 3795</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6fb70970917ebbe50ec03e1e159850bc"> 3797</a></span>&#160;<span class="preprocessor">  #define _TIM3_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab91b66f0b9907bffba8fc4ef8b93461f"> 3798</a></span>&#160;<span class="comment"></span>  #define _TIM3_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <span class="comment">/*  TIM3 prescaler (TIM3_PSCR) */</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa97ab9cf948e0b0b8e015598ca57974a"> 3802</a></span>&#160;<span class="preprocessor">  #define _TIM3_PSC               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 clock prescaler [3:0] (in _TIM3_PSCR)</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa89edf2e6c7e98fc2d683cafb35978a1"> 3803</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 clock prescaler [0] (in _TIM3_PSCR)</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae4588b5f8e7025064da46159dc38db34"> 3804</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 clock prescaler [1] (in _TIM3_PSCR)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaabb62254e89445c959603f20ed163e5b"> 3805</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 clock prescaler [2] (in _TIM3_PSCR)</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa2f7b6c44ecdc4890ece9824228134d8"> 3806</a></span>&#160;<span class="comment"></span>  #define _TIM3_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 clock prescaler [3] (in _TIM3_PSCR)</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#endif // TIM3_AddressBase</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">// 8-Bit Timer 4 (TIM4)</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#if defined(TIM4_AddressBase)</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 4 (TIM4) */</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">    /** @brief TIM4 Control register (TIM4_CR) */</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">    /** @brief Reserved registers on selected devices (2B) */</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">    #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;      uint8_t   res[2];</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">    /** @brief TIM4 Interrupt enable (TIM4_IER) */</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">    /** @brief TIM4 Status register (TIM4_SR) */</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">    /** @brief TIM4 Event Generation (TIM4_EGR) */</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">    /** @brief TIM4 8-bit counter register (TIM4_CNTR) */</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment">    /** @brief TIM4 clock prescaler (TIM4_PSCR) */</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="comment">    /** @brief TIM4 8-bit auto-reload register (TIM4_ARR) */</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  } <a class="code" href="struct_t_i_m4__t.html">TIM4_t</a>;</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4fd9fa5128a8c610790c9f6a48100c77"> 3879</a></span>&#160;<span class="preprocessor">  #define _TIM4      _SFR(TIM4_t,      TIM4_AddressBase)         </span><span class="comment">///&lt; TIM4 struct/bit access</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf4636a319989155c38ff7848b61056f7"> 3880</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR   _SFR(uint8_t,     TIM4_AddressBase+0x00)    <span class="comment">///&lt; TIM4 control register</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment"></span>  #if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)  // 2B offset for selected devices</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;    <span class="comment">// 2B reserved</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">    #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x03)    </span><span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment"></span>    #define _TIM4_SR    _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment"></span>    #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment"></span>    #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment"></span>    #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x07)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment"></span>    #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x08)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5214d829fd6feab45b8246ce5529797b"> 3890</a></span>&#160;<span class="preprocessor">    #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x01)    </span><span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae55e6945e234adc4b28954eab39087e4"> 3891</a></span>&#160;<span class="comment"></span>    #define _TIM4_SR    _SFR(uint8_t,  TIM4_AddressBase+0x02)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33f26d7c6551d1d24d63177f9acaf903"> 3892</a></span>&#160;<span class="comment"></span>    #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x03)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33796f0041d695cf74033910c0531d33"> 3893</a></span>&#160;<span class="comment"></span>    #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2185e1a70be3e70465f34a4df26e8067"> 3894</a></span>&#160;<span class="comment"></span>    #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8a1cfb8ec32d4a88c118d484b4d284d4"> 3895</a></span>&#160;<span class="comment"></span>    #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  <span class="comment">/* TIM4 Module Reset Values */</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9ec2a3346753a3c98e4cc11dd7e7615"> 3899</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM4 control register reset value</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacdc97542a8f9cf14866a208521f45cc0"> 3900</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 interrupt enable register reset value</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5deb60e026a8da40fa51bd056fe78242"> 3901</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 status register reset value</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6c1550dea4f111c3ce28e0997e7f49fb"> 3902</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 event generation register reset value</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga24a0ae77488a3374ddb67dc7cd2e9686"> 3903</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 counter register reset value</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaea1624af99d76b9397c568f4bc262a92"> 3904</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 clock prescaler register reset value</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga364fc317c2d1ec8dc221569f0b2ef51c"> 3905</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM4 auto-reload register reset value</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  <span class="comment">/* TIM4 Control register (TIM4_CR) */</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae53f71800dd0a70d932fd3f506ed2e06"> 3908</a></span>&#160;<span class="preprocessor">  #define _TIM4_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Counter enable [0] (in _TIM4_CR)</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga82972c5cab6ff03f3a77f382835f6079"> 3909</a></span>&#160;<span class="comment"></span>  #define _TIM4_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 Update disable [0] (in _TIM4_CR)</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf3eb20dc283dc4002b23c363610e8a4"> 3910</a></span>&#160;<span class="comment"></span>  #define _TIM4_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 Update request source [0] (in _TIM4_CR)</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6803a4f1da7a910b57a15fb74b0d90a6"> 3911</a></span>&#160;<span class="comment"></span>  #define _TIM4_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM4 One-pulse mode [0] (in _TIM4_CR)</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga61530bb772a055a30616ecc04d44e957"> 3913</a></span>&#160;<span class="preprocessor">  #define _TIM4_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM4 Auto-reload preload enable [0] (in _TIM4_CR)</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;  <span class="comment">/*  TIM4 Interrupt enable (TIM4_IER) */</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa869677aa4ac5a8a54bd22e2364fc4ea"> 3916</a></span>&#160;<span class="preprocessor">  #define _TIM4_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update interrupt enable [0] (in _TIM4_IER)</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  <span class="comment">/*  TIM4 Status register (TIM4_SR) */</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0f03722638a27be9f2729b75c992a770"> 3920</a></span>&#160;<span class="preprocessor">  #define _TIM4_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update interrupt flag [0] (in _TIM4_SR)</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;  <span class="comment">/*  TIM4 Event generation register (TIM4_EGR) */</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5338a0297786119afefb930beba9dade"> 3924</a></span>&#160;<span class="preprocessor">  #define _TIM4_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update generation [0] (in _TIM4_EGR)</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  <span class="comment">/* TIM4 Prescaler register (TIM4_PSCR) */</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4be020ae3c1c3487c2b799debe51c1fd"> 3928</a></span>&#160;<span class="preprocessor">  #define _TIM4_PSC               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 clock prescaler [2:0] (in _TIM4_PSCR)</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e"> 3929</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM4 clock prescaler [0] (in _TIM4_PSCR)</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac6909611e163377a8a002258c8eaa765"> 3930</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 clock prescaler [1] (in _TIM4_PSCR)</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga36391becc858eb5eb68ca9d70fb65370"> 3931</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 clock prescaler [2] (in _TIM4_PSCR)</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#endif // TIM4_AddressBase</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">// 16-Bit Timer 5 (TIM5)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#if defined(TIM5_AddressBase)</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 5 (TIM5) */</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">    /** @brief TIM5 Control register 1 (TIM5_CR1) */</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">    /** @brief TIM5 Control register 2 (TIM5_CR2) */</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCPC    : 1;    <span class="comment">///&lt; Capture/compare preloaded control</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved, forced by hardware to 0</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMS    : 1;    <span class="comment">///&lt; Capture/compare control update selection</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res3    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">    /** @brief Slave mode control register (TIM5_SMCR) */</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">    /** @brief TIM5 Interrupt enable register (TIM5_IER) */</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IE   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt enable</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">    /** @brief TIM5 Status register 1 (TIM5_SR1) */</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3IF   : 1;    <span class="comment">///&lt; Capture/compare 3 interrupt flag</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment">    /** @brief TIM5 Status register 2 (TIM5_SR2) */</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3OF   : 1;    <span class="comment">///&lt; Capture/compare 3 overcapture flag</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment"></span>    } SR2;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">    /** @brief TIM5 Event generation register (TIM5_EGR) */</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3G    : 1;    <span class="comment">///&lt; Capture/compare 3 generation</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare mode register 1 (TIM5_CCMR1) */</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;    } CCMR1;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare mode register 2 (TIM5_CCMR2) */</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment"></span>       <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment"></span>     } OUT;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;    } CCMR2;</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare mode register 3 (TIM5_CCMR3) */</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3PE   : 1;    <span class="comment">///&lt; Output compare 3 preload enable</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC3M    : 3;    <span class="comment">///&lt; Output compare 3 mode</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment"></span>      } OUT;</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3S    : 2;    <span class="comment">///&lt; Capture/compare 3 selection</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3PSC  : 2;    <span class="comment">///&lt; Input capture 3 prescaler</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC3F    : 4;    <span class="comment">///&lt; Input capture 3 filter</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    } CCMR3;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare enable register 1 (TIM5_CCER1) */</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment"></span>    } CCER1;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment">    /** @brief TIM5 Capture/compare enable register 2 (TIM5_CCER2) */</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3E    : 1;    <span class="comment">///&lt; Capture/compare 3 output enable</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC3P    : 1;    <span class="comment">///&lt; Capture/compare 3 output polarity</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 6;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment"></span>    } CCER2;</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="comment">    /** @brief TIM5 16-bit counter high byte (TIM5_CNTRH) */</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">    /** @brief TIM5 16-bit counter low byte (TIM5_CNTRL) */</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">    /** @brief TIM5 prescaler (TIM5_PSCR) */</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">    /** @brief TIM5 16-bit auto-reload value high byte (TIM5_ARRH) */</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment">    /** @brief TIM5 16-bit auto-reload value low byte (TIM5_ARRL) */</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;  <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 1 high byte (TIM5_CCR1H) */</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 1 low byte (TIM5_CCR1L) */</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 2 high byte (TIM5_CCR2H) */</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 2 low byte (TIM5_CCR2L) */</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 3 high byte (TIM5_CCR3H) */</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [15:8]</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment"></span>    } CCR3H;</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">    /** @brief TIM5 16-bit capture/compare value 3 low byte (TIM5_CCR3L) */</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR3    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 3 [7:0]</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment"></span>    } CCR3L;</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;  } <a class="code" href="struct_t_i_m5__t.html">TIM5_t</a>;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;  <span class="comment">/* Pointer to TIM5 registers */</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad44fdbb389941b7dbc846d4353bccc6f"> 4177</a></span>&#160;<span class="preprocessor">  #define _TIM5        _SFR(TIM5_t,    TIM5_AddressBase)         </span><span class="comment">///&lt; TIM5 struct/bit access</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9d659dfe6328ec9d371fda5e5a83826e"> 4178</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR1    _SFR(uint8_t,   TIM5_AddressBase+0x00)    <span class="comment">///&lt; TIM5 control register 1</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga16f00da20071ba507b738a772ba8b160"> 4179</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2    _SFR(uint8_t,   TIM5_AddressBase+0x01)    <span class="comment">///&lt; TIM5 control register 2</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa2f630ea1f4c42074c65e5970b468c4b"> 4180</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR   _SFR(uint8_t,   TIM5_AddressBase+0x02)    <span class="comment">///&lt; TIM5 Slave mode control register</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf23496dc991ba1cab9221051b762339d"> 4181</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER    _SFR(uint8_t,   TIM5_AddressBase+0x03)    <span class="comment">///&lt; TIM5 interrupt enable register</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5d09b4a539989a37842430bbd05e3cb5"> 4182</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1    _SFR(uint8_t,   TIM5_AddressBase+0x04)    <span class="comment">///&lt; TIM5 status register 1</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga85e259a4ba85b6c2212c3c3eb7531bdd"> 4183</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR2    _SFR(uint8_t,   TIM5_AddressBase+0x05)    <span class="comment">///&lt; TIM5 status register 2</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa413ab8b8e9f39d83b219040e1c6dbe9"> 4184</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR    _SFR(uint8_t,   TIM5_AddressBase+0x06)    <span class="comment">///&lt; TIM5 Event generation register</span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9c2517f34bbf1d6efa170095f884d34f"> 4185</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1  _SFR(uint8_t,   TIM5_AddressBase+0x07)    <span class="comment">///&lt; TIM5 Capture/compare mode register 1</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga85c49196d45ce513804d4450cdb7fcdc"> 4186</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2  _SFR(uint8_t,   TIM5_AddressBase+0x08)    <span class="comment">///&lt; TIM5 Capture/compare mode register 2</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad0816064ee06083a45c8c20965a47ff7"> 4187</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3  _SFR(uint8_t,   TIM5_AddressBase+0x09)    <span class="comment">///&lt; TIM5 Capture/compare mode register 3</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga786e05b0d86c64191d661866456b43ad"> 4188</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER1  _SFR(uint8_t,   TIM5_AddressBase+0x0A)    <span class="comment">///&lt; TIM5 Capture/compare enable register 1</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad59e6d603e4d93ca61c985af708697b2"> 4189</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER2  _SFR(uint8_t,   TIM5_AddressBase+0x0B)    <span class="comment">///&lt; TIM5 Capture/compare enable register 2</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4266b64f50fb96c199421e0f656278a4"> 4190</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRH  _SFR(uint8_t,   TIM5_AddressBase+0x0C)    <span class="comment">///&lt; TIM5 counter register high byte</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d603c2da8ecd3f27b200b6f11863f7b"> 4191</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRL  _SFR(uint8_t,   TIM5_AddressBase+0x0D)    <span class="comment">///&lt; TIM5 counter register low byte</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga48d946fdddd85a51731110f731ed70df"> 4192</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR   _SFR(uint8_t,   TIM5_AddressBase+0x0E)    <span class="comment">///&lt; TIM5 clock prescaler register</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9789aa1f620637eeab6a93bedc0d8773"> 4193</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRH   _SFR(uint8_t,   TIM5_AddressBase+0x0F)    <span class="comment">///&lt; TIM5 auto-reload register high byte</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3228c5444db6faa36b9af29afd32aafd"> 4194</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRL   _SFR(uint8_t,   TIM5_AddressBase+0x10)    <span class="comment">///&lt; TIM5 auto-reload register low byte</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae46367e5f78700652a65982b9c81a124"> 4195</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1H  _SFR(uint8_t,   TIM5_AddressBase+0x11)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57673e5f89ae8c9238523dbd744899c9"> 4196</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1L  _SFR(uint8_t,   TIM5_AddressBase+0x12)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga03a5fad18e9c5c3ea48d9cfc42444488"> 4197</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2H  _SFR(uint8_t,   TIM5_AddressBase+0x13)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1d365c498db688eaacad69a2166ed4c6"> 4198</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2L  _SFR(uint8_t,   TIM5_AddressBase+0x14)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaadade5f45292bc45712437e7ed340bfa"> 4199</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3H  _SFR(uint8_t,   TIM5_AddressBase+0x15)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 high byte</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga36a545b91efe2a1638d30cb5b375fec4"> 4200</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3L  _SFR(uint8_t,   TIM5_AddressBase+0x16)    <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 low byte</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;  <span class="comment">/* TIM5 Module Reset Values */</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5bb1eb1f64fcedc24c3dadd288430183"> 4203</a></span>&#160;<span class="preprocessor">  #define _TIM5_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM5 control register 1 reset value</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga36a2794d402cdb8de431edbfbac49f05"> 4204</a></span>&#160;<span class="comment"></span>  #define _TIM5_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 control register 2 reset value</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9a226e434f0b5cf5f423bc5e7876d99b"> 4205</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Slave mode control register reset value</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaec33ca124c33c459b497be0c950e0471"> 4206</a></span>&#160;<span class="comment"></span>  #define _TIM5_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 interrupt enable register reset value</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8829bf6b640cdca02070dc07bc510186"> 4207</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 status register 1 reset value</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae01d1d005f795db05528c42598a0ef32"> 4208</a></span>&#160;<span class="comment"></span>  #define _TIM5_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 status register 2 reset value</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae7f88c1d561171c141f6388c356eecf7"> 4209</a></span>&#160;<span class="comment"></span>  #define _TIM5_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Event generation register reset value</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga82b4f475c5b9b77f69850c20e1967a3b"> 4210</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae57a3eb72910079cda1c0e3e1fef6fe1"> 4211</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae1cb2d5a8739f477f9b76e6dc9e03b45"> 4212</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCMR3_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare mode register 3 reset value</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga88f6c87c0c8586f8e77afdc321841ffc"> 4213</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaea9cc80cb9f72af4ccd61af441a7c6a0"> 4214</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCER2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 Capture/compare enable register 2 reset value</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac296b42d4c9179f4c1d846c0851c22db"> 4215</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 counter register high byte reset value</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59d0ae431d86411ccd39a6b8b9179a68"> 4216</a></span>&#160;<span class="comment"></span>  #define _TIM5_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 counter register low byte reset value</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa8894a320012e692164e2c1eeff01ade"> 4217</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 clock prescaler register reset value</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga46180b5fc685b2ceb97ff2239de1873e"> 4218</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM5 auto-reload register high byte reset value</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac114885ceb68642c0a583110f3b4c62c"> 4219</a></span>&#160;<span class="comment"></span>  #define _TIM5_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM5 auto-reload register low byte reset value</span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaca16a9d6e86aae3185b89c6f632caf6e"> 4220</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0866417510469927b15f7812231732e"> 4221</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac35eabc727a45c76a5eefbfe05b6f298"> 4222</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf4bd211b69de4bed4b17dc68d657f4b1"> 4223</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabb8f2be52f3d6ec70f7d627f322f1717"> 4224</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 high byte reset value</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1cda303ea43ffa051671546fc61236bb"> 4225</a></span>&#160;<span class="comment"></span>  #define _TIM5_CCR3L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM5 16-bit capture/compare value 3 low byte reset value</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <span class="comment">/* TIM5 Control register (TIM5_CR1) */</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga650493e1853c4b68f656f86f9a247fac"> 4228</a></span>&#160;<span class="preprocessor">  #define _TIM5_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Counter enable [0] (in _TIM5_CR1)</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga50ce05fce0aade196e5e4d14d30f5cd2"> 4229</a></span>&#160;<span class="comment"></span>  #define _TIM5_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Update disable [0] (in _TIM5_CR1)</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3c7ab4a1e47872362b054ec739a9b354"> 4230</a></span>&#160;<span class="comment"></span>  #define _TIM5_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Update request source [0] (in _TIM5_CR1)</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga955de89ed6cf44ca93845288d6f85dd3"> 4231</a></span>&#160;<span class="comment"></span>  #define _TIM5_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 One-pulse mode [0] (in _TIM5_CR1)</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga54fc9c5f98a1fcfc53d221a0607c96ae"> 4233</a></span>&#160;<span class="preprocessor">  #define _TIM5_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM5 Auto-reload preload enable [0] (in _TIM5_CR1)</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;  <span class="comment">/* TIM5 Control register (TIM5_CR2) */</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadca28c65b8e895e8ec4befaeb24a2b05"> 4236</a></span>&#160;<span class="preprocessor">  #define _TIM5_CCPC              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Capture/compare preloaded control [0] (in _TIM5_CR2)</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment"></span>  // reserved [1]</div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f13957ca7cf93d5c2b85d6d0183d2db"> 4238</a></span>&#160;<span class="preprocessor">  #define _TIM5_COMS              ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM5 Capture/compare control update selection [0] (in _TIM5_CR2)</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2521a909f3996717c48818b0676a9f23"> 4240</a></span>&#160;<span class="preprocessor">  #define _TIM5_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM5 Master mode selection [2:0] (in _TIM5_CR2)</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab408400b1a748ee9de12b82243f9f1c0"> 4241</a></span>&#160;<span class="comment"></span>  #define _TIM5_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Master mode selection [0] (in _TIM5_CR2)</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa7c341fd9dc8efc7899153afaf89a7bd"> 4242</a></span>&#160;<span class="comment"></span>  #define _TIM5_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Master mode selection [1] (in _TIM5_CR2)</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga00f19d1a1e677292b7b998c313a38d18"> 4243</a></span>&#160;<span class="comment"></span>  #define _TIM5_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Master mode selection [2] (in _TIM5_CR2)</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;  <span class="comment">/* TIM5 Slave mode control register (TIM5_SMCR) */</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad7a9f8fcdeb5c5cb2d7d234e7ec7499b"> 4247</a></span>&#160;<span class="preprocessor">  #define _TIM5_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [2:0] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga838ea6408a591e4d0c6b8772a76f7e81"> 4248</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [0] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafaff38c426c2feeea3276c206bce6e12"> 4249</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [1] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga218681b0a97a35ed269fab0b20df8fc0"> 4250</a></span>&#160;<span class="comment"></span>  #define _TIM5_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Clock/trigger/slave mode selection [2] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga753ff25e79766960327f749438de0e14"> 4252</a></span>&#160;<span class="preprocessor">  #define _TIM5_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM5 Trigger selection [2:0] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1692ed3ccb1ba641c97e15236aa451dd"> 4253</a></span>&#160;<span class="comment"></span>  #define _TIM5_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Trigger selection [0] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad7103937c5db4c32a208d39598592461"> 4254</a></span>&#160;<span class="comment"></span>  #define _TIM5_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Trigger selection [1] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaab686de95bc46093e308e5e5394d12ef"> 4255</a></span>&#160;<span class="comment"></span>  #define _TIM5_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Trigger selection [2] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad16899542f014491c96bb5cdf081e460"> 4256</a></span>&#160;<span class="comment"></span>  #define _TIM5_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM5 Master/slave mode [0] (in _TIM5_SMCR)</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;  <span class="comment">/* TIM5 Interrupt enable (TIM5_IER) */</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2da36ebdd783a04252eb949f91d3fae5"> 4259</a></span>&#160;<span class="preprocessor">  #define _TIM5_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Update interrupt enable [0] (in _TIM5_IER)</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57128346dd7d5d83b788c69fabbf7b11"> 4260</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Capture/compare 1 interrupt enable [0] (in _TIM5_IER)</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga93119660cbc1de45f63ef6d7c65652d4"> 4261</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Capture/compare 2 interrupt enable [0] (in _TIM5_IER)</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab337c0d492f9f791598497c488ca06ac"> 4262</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3IE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Capture/compare 3 interrupt enable [0] (in _TIM5_IER)</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6d4b9a683622a72ab846d0730509d56f"> 4264</a></span>&#160;<span class="preprocessor">  #define _TIM5_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM5 Trigger interrupt enable [0] (in _TIM5_IER)</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;  <span class="comment">/*  TIM5 Status register 1 (TIM5_SR1) */</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0b93506230435ab04b47ce9133b99e78"> 4268</a></span>&#160;<span class="preprocessor">  #define _TIM5_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Update interrupt flag [0] (in _TIM5_SR1)</span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafae77747d3a317150144df73c2d59c0f"> 4269</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Capture/compare 1 interrupt flag [0] (in _TIM5_SR1)</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c178aa9a03f4bc926599a59047bc33d"> 4270</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Capture/compare 2 interrupt flag [0] (in _TIM5_SR1)</span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1b9ba5e128b7b64816863f2e88915796"> 4271</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3IF             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Capture/compare 3 interrupt flag [0] (in _TIM5_SR1)</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa413ba978b7d06d1eedf1867bd807eea"> 4273</a></span>&#160;<span class="preprocessor">  #define _TIM5_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM5 Trigger interrupt flag [0] (in _TIM5_SR1)</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  <span class="comment">/*  TIM5 Status register 2 (TIM5_SR2) */</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabbf0e05f30dea21003a2de75ec0b46be"> 4278</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM5 Capture/compare 1 overcapture flag [0] (in _TIM5_SR2)</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1ae77a939f79c14f731505db4f2a8cd3"> 4279</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Capture/compare 2 overcapture flag [0] (in _TIM5_SR2)</span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9b3a7964af57bef42e6c8d97d2d67e74"> 4280</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3OF             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Capture/compare 3 overcapture flag [0] (in _TIM5_SR2)</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <span class="comment">/*  TIM5 Event generation register (TIM5_EGR) */</span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga103a15ada888881a4c5a7681bbbd4f0c"> 4284</a></span>&#160;<span class="preprocessor">  #define _TIM5_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Update generation [0] (in _TIM5_EGR)</span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1fbd88e24103ae85e25f72c089ed4bf1"> 4285</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Capture/compare 1 generation [0] (in _TIM5_EGR)</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga92896cf3f6569629d079dd2d79a8506b"> 4286</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Capture/compare 2 generation [0] (in _TIM5_EGR)</span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeb8449f79ca91eb5c7df92e6c7e17484"> 4287</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3G              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Capture/compare 3 generation [0] (in _TIM5_EGR)</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga123b1ee3f6e98d60dfdc16ad9ce7b712"> 4289</a></span>&#160;<span class="preprocessor">  #define _TIM5_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM5 Trigger generation [0] (in _TIM5_EGR)</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 1 (TIM5_CCMR1). Output mode */</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga555e13e6f3ecc76322634633b254d564"> 4293</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Compare 1 selection [1:0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07edbbe6764b1b992a8c92cf27882591"> 4294</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM5 Compare 1 selection [0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2c014bb1943e19d669fd4aababb85625"> 4295</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Compare 1 selection [1] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac4508b633cbdebc185be3cfaa867483f"> 4297</a></span>&#160;<span class="preprocessor">  #define _TIM5_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM5 Output compare 1 preload enable [0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1d90fc73670191fed270b677062e2d27"> 4298</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 1 mode [2:0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f708ed292bfe0484815c885f359f9f1"> 4299</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 1 mode [0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga641d01328e41b9bd3061dced83d23dbc"> 4300</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Output compare 1 mode [1] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabfd773accb2ad274954733135fa062dc"> 4301</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Output compare 1 mode [2] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 1 (TIM5_CCMR1). Input mode */</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <span class="comment">// _TIM5_CC1S [1:0] defined above</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga42a56a03ae9383c1bda1f2a3cb54fffd"> 4306</a></span>&#160;<span class="preprocessor">  #define _TIM5_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM5 Input capture 1 prescaler [1:0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2472a7251ab837b10092c9bc99c6f293"> 4307</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Input capture 1 prescaler [0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa53eb92c823b34b67b40f138240aacfd"> 4308</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Input capture 1 prescaler [1] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3c79d2fecc87c1749b2eba91138caeac"> 4309</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 1 mode [3:0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5d6694947f0274b4591b18c627ac538f"> 4310</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Input capture 1 filter [0] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadc7d1de69c74b976243a3e73657231d5"> 4311</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Input capture 1 filter [1] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d17768c31335a1d6f511dae84087bef"> 4312</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Input capture 1 filter [2] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2bc17e9a7d8b79c23d509d69d1cf5e37"> 4313</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM5 Input capture 1 filter [3] (in _TIM5_CCMR1)</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 2 (TIM5_CCMR2). Output mode */</span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga944e5a7f8036913d7d3a31a405fb6f88"> 4316</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Compare 2 selection [1:0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa6c5ca612092266177fe1b0bdc64dbfd"> 4317</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM5 Compare 2 selection [0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga486db1542d0c45a8ff30c521ab350654"> 4318</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Compare 2 selection [1] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae11b4a8d561f303ef4b0001007e1c00b"> 4320</a></span>&#160;<span class="preprocessor">  #define _TIM5_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM5 Output compare 2 preload enable [0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga10f0913aa376b0e26ad267dbe63c9705"> 4321</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 2 mode [2:0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf56c70353e8229203eb0c6b98e118313"> 4322</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 2 mode [0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa67a9ee00c8b4a2057073e0511b2827b"> 4323</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Output compare 2 mode [1] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac2e131049161d36f15e21f4c27631382"> 4324</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Output compare 2 mode [2] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 2 (TIM5_CCMR2). Input mode */</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;  <span class="comment">// _TIM5_CC2S [1:0] defined above</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga073100008c71c6636aaa4cad394ccfb0"> 4329</a></span>&#160;<span class="preprocessor">  #define _TIM5_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM5 Input capture 2 prescaler [1:0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga62facf03d85fc96d83fb4272a140b1f2"> 4330</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Input capture 2 prescaler [0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa38c0e6c0c88a331c465d8f0b692b9ea"> 4331</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Input capture 2 prescaler [1] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga881cfd27b581e9d5f4059082ac8f50c9"> 4332</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 2 mode [3:0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabe0127f072b035a8da3838d803e262c8"> 4333</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Input capture 2 filter [0] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4f09ce1fe1c4026cecc948f2195d59e8"> 4334</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Input capture 2 filter [1] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0a2126d76faa1485b9b6dc12d9a256e"> 4335</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Input capture 2 filter [2] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga697459fd9de9eb685a5a908e0901ff27"> 4336</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM5 Input capture 2 filter [3] (in _TIM5_CCMR2)</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 3 (TIM5_CCMR3). Output mode */</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa7f3bf4f931352b62240d50de65fe4c0"> 4339</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC3S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Compare 3 selection [1:0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga309d067eaf963a54a08dd91d1fb9ab6e"> 4340</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM5 Compare 3 selection [0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga570e96a53f47a31b75ed89960edf1ace"> 4341</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Compare 3 selection [1] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3094c50be25a97ee8c4577f3704ee0ff"> 4343</a></span>&#160;<span class="preprocessor">  #define _TIM5_OC3PE             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; TIM5 Output compare 3 preload enable [0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3ef8a3fedfe54cf447e4db71c2aaac07"> 4344</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC3M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 3 mode [2:0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga78185279999f1e2585ed398e46792ea4"> 4345</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC3M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 3 mode [0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaffa902f1a077c0009d52e61158f825a9"> 4346</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC3M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Output compare 3 mode [1] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0ac59671e59254c626fa2f71fc96d1d"> 4347</a></span>&#160;<span class="comment"></span>  #define _TIM5_OC3M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Output compare 3 mode [2] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;  <span class="comment">/*  TIM5 Capture/compare mode register 3 (TIM5_CCMR3). Input mode */</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;  <span class="comment">// _TIM5_CC3S [1:0] defined above</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga610c306fab672d1d3fc99ec1291e6c5e"> 4352</a></span>&#160;<span class="preprocessor">  #define _TIM5_IC3PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM5 Input capture 3 prescaler [1:0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf27338ca7e61292f05cb62f163af72bd"> 4353</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 Input capture 3 prescaler [0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga80c93c4f18077be4e2588b0a09f1cd8f"> 4354</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 Input capture 3 prescaler [1] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga982994731f085f075f9c511027f0fa13"> 4355</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Output compare 3 mode [3:0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga382d770af6fd0864706c26bd6871754e"> 4356</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM5 Input capture 3 filter [0] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac558b1cd62e685cfd00a5d38f916287a"> 4357</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Input capture 3 filter [1] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab893a61cafbb200d12e8331d06b14f3f"> 4358</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM5 Input capture 3 filter [2] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2067d0e84895aea6936017f04882fec5"> 4359</a></span>&#160;<span class="comment"></span>  #define _TIM5_IC3F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM5 Input capture 3 filter [3] (in _TIM5_CCMR3)</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;  <span class="comment">/*  TIM5 Capture/compare enable register 1 (TIM5_CCER1) */</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7250ae95edb75acad58783e57250ffc9"> 4362</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Capture/compare 1 output enable [0] (in _TIM5_CCER1)</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa4b7696dd53fb951191e0add55f1a458"> 4363</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Capture/compare 1 output polarity [0] (in _TIM5_CCER1)</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafd0dee604b66c0e304ffe66df41e6276"> 4365</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM5 Capture/compare 2 output enable [0] (in _TIM5_CCER1)</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga616a73b51791658f47ba8e54147fc855"> 4366</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM5 Capture/compare 2 output polarity [0] (in _TIM5_CCER1)</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;  <span class="comment">/*  TIM5 Capture/compare enable register 2 (TIM5_CCER2) */</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3855cffa902756052213b25f8fb04e38"> 4370</a></span>&#160;<span class="preprocessor">  #define _TIM5_CC3E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 Capture/compare 3 output enable [0] (in _TIM5_CCER2)</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga39758970aa919f25dae0e19e65043660"> 4371</a></span>&#160;<span class="comment"></span>  #define _TIM5_CC3P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 Capture/compare 3 output polarity [0] (in _TIM5_CCER2)</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;  <span class="comment">/*  TIM5 prescaler (TIM5_PSCR) */</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac325370c9c87d0bfd94ae4a7eed9f1ec"> 4375</a></span>&#160;<span class="preprocessor">  #define _TIM5_PSC               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM5 clock prescaler [3:0] (in _TIM5_PSCR)</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae3aac4e150db491d5ecd091a4ee674ef"> 4376</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM5 clock prescaler [0] (in _TIM5_PSCR)</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6813b73a40a91e6ea055db42841b81e2"> 4377</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM5 clock prescaler [1] (in _TIM5_PSCR)</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1d516e3625016c2e10fc802c254c7fb8"> 4378</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM5 clock prescaler [2] (in _TIM5_PSCR)</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafc6ff179a9605011c993627b2ca2f084"> 4379</a></span>&#160;<span class="comment"></span>  #define _TIM5_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM5 clock prescaler [3] (in _TIM5_PSCR)</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#endif // TIM5_AddressBase</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment">// 8-Bit Timer 6 (TIM6)</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#if defined(TIM6_AddressBase)</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 6 (TIM6) */</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="comment">    /** @brief TIM6 Control register (TIM6_CR1) */</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">    /** @brief TIM6 Control register (TIM6_CR2) */</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2    : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="comment">    /** @brief Slave mode control register (TIM6_SMCR) */</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode  #define _TIM5_CR1_RESET_VALUE        ((uint8_t) 0x00)          ///&lt; TIM5 control register 1 reset value</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;    } SMCR;</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment">    /** @brief TIM6 Interrupt enable (TIM6_IER) */</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">    /** @brief TIM6 Status register (TIM6_SR) */</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment">    /** @brief TIM6 Event Generation (TIM6_EGR) */</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 7;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="comment">    /** @brief TIM6 8-bit counter register (TIM6_CNTR) */</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;  <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">    /** @brief TIM6 clock prescaler (TIM6_PSCR) */</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="comment"></span>    } PSCR;</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment">    /** @brief TIM6 8-bit auto-reload register (TIM6_ARR) */</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;  } <a class="code" href="struct_t_i_m6__t.html">TIM6_t</a>;</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;  <span class="comment">/* Pointer to TIM6 registers */</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1e6f9697fe6298a9facc8817374210d7"> 4464</a></span>&#160;<span class="preprocessor">  #define _TIM6      _SFR(TIM6_t,      TIM6_AddressBase)         </span><span class="comment">///&lt; TIM6 struct/bit access</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf2505ad481ffef1468529fe95b639764"> 4465</a></span>&#160;<span class="comment"></span>  #define _TIM6_CR   _SFR(uint8_t,     TIM6_AddressBase+0x00)    <span class="comment">///&lt; TIM6 control register</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1c0deab8085eb51f387fb24c5af5f6cf"> 4466</a></span>&#160;<span class="comment"></span>  #define _TIM6_IER  _SFR(uint8_t,     TIM6_AddressBase+0x01)    <span class="comment">///&lt; TIM6 interrupt enable register</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3eb68e520b15c9b4e77c273327ae6fb5"> 4467</a></span>&#160;<span class="comment"></span>  #define _TIM6_SR   _SFR(uint8_t,     TIM6_AddressBase+0x02)    <span class="comment">///&lt; TIM6 status register</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8ca5907e94ed2f3a1d379426a4613452"> 4468</a></span>&#160;<span class="comment"></span>  #define _TIM6_EGR  _SFR(uint8_t,     TIM6_AddressBase+0x03)    <span class="comment">///&lt; TIM6 event generation register</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae76fa08f5b412de7356272ec23656a06"> 4469</a></span>&#160;<span class="comment"></span>  #define _TIM6_CNTR _SFR(uint8_t,     TIM6_AddressBase+0x04)    <span class="comment">///&lt; TIM6 counter register</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8cde0770478b35951ac88815c9505e45"> 4470</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR _SFR(uint8_t,     TIM6_AddressBase+0x05)    <span class="comment">///&lt; TIM6 clock prescaler register</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga09103d46e7fbc962670e519789c826be"> 4471</a></span>&#160;<span class="comment"></span>  #define _TIM6_ARR  _SFR(uint8_t,     TIM6_AddressBase+0x06)    <span class="comment">///&lt; TIM6 auto-reload register</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;  <span class="comment">/* TIM6 Module Reset Values */</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8040d2a021d393ad52f542751b626474"> 4474</a></span>&#160;<span class="preprocessor">  #define _TIM6_CR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM6 control register reset value</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72c01ec295eb9f2cab26ab888d3186da"> 4475</a></span>&#160;<span class="comment"></span>  #define _TIM6_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 interrupt enable register reset value</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf3803207ab1d2a658d1630b2f79a181e"> 4476</a></span>&#160;<span class="comment"></span>  #define _TIM6_SR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 status register reset value</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa72c4318a0a08bf201fd125231284478"> 4477</a></span>&#160;<span class="comment"></span>  #define _TIM6_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 event generation register reset value</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga004d108f047cab8e4a42f9c0dfd200dc"> 4478</a></span>&#160;<span class="comment"></span>  #define _TIM6_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 counter register reset value</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0f96d4464662425b3d0ab41e28ea612"> 4479</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM6 clock prescaler register reset value</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d8f3fd930b0c270bdeac3ab1665b87c"> 4480</a></span>&#160;<span class="comment"></span>  #define _TIM6_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM6 auto-reload register reset value</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;  <span class="comment">/* TIM6 Control register (TIM6_CR1) */</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafd55e5c8a320855975a31b6854c64bdc"> 4483</a></span>&#160;<span class="preprocessor">  #define _TIM6_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM6 Counter enable [0] (in _TIM6_CR1)</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7139c4a960c92aad75a7b030e473f3a8"> 4484</a></span>&#160;<span class="comment"></span>  #define _TIM6_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM6 Update disable [0] (in _TIM6_CR1)</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae00fa506dc0e37ae9371d37227850286"> 4485</a></span>&#160;<span class="comment"></span>  #define _TIM6_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM6 Update request source [0] (in _TIM6_CR1)</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7acf71289d5597a244d055bdb0f4f911"> 4486</a></span>&#160;<span class="comment"></span>  #define _TIM6_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM6 One-pulse mode [0] (in _TIM6_CR1)</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga658548582d0070b637af2509bb6ccecc"> 4488</a></span>&#160;<span class="preprocessor">  #define _TIM6_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM6 Auto-reload preload enable [0] (in _TIM6_CR1)</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;  <span class="comment">/* TIM6 Control register (TIM6_CR2) */</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga063686b4e40c31f22bd2ac63c40212ef"> 4492</a></span>&#160;<span class="preprocessor">  #define _TIM6_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM6 Master mode selection [2:0] (in _TIM6_CR2)</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga17e31a917f3f698b1443281a308d15ee"> 4493</a></span>&#160;<span class="comment"></span>  #define _TIM6_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM6 Master mode selection [0] (in _TIM6_CR2)</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga31dbefef960fdaff159b2a8940e1e58f"> 4494</a></span>&#160;<span class="comment"></span>  #define _TIM6_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM6 Master mode selection [1] (in _TIM6_CR2)</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga08ef7915934428946e85809488827315"> 4495</a></span>&#160;<span class="comment"></span>  #define _TIM6_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM6 Master mode selection [2] (in _TIM6_CR2)</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <span class="comment">/* Slave mode control register (TIM6_SMCR) */</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaebdec84639c0c9e8ae67d381d23b52fa"> 4499</a></span>&#160;<span class="preprocessor">  #define _TIM6_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [2:0] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95562bd65f896069dcece344ad53c4a9"> 4500</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [0] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga20861ede7112f66aab12c9a14a39570f"> 4501</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [1] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9c8c44595e465340bccc655486df651"> 4502</a></span>&#160;<span class="comment"></span>  #define _TIM6_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM6 Clock/trigger/slave mode selection [2] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab14939af18b7065134bedf48181452a2"> 4504</a></span>&#160;<span class="preprocessor">  #define _TIM6_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM6 Trigger selection [2:0] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2560086b591772bc791953b0750cd036"> 4505</a></span>&#160;<span class="comment"></span>  #define _TIM6_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM6 Trigger selection [0] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6aacadd3ad9ec922817af93b6bbdcc71"> 4506</a></span>&#160;<span class="comment"></span>  #define _TIM6_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM6 Trigger selection [1] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9e5e1c1350e214a28e85dc593acd76d8"> 4507</a></span>&#160;<span class="comment"></span>  #define _TIM6_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM6 Trigger selection [2] (in _TIM6_SMCR)</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="comment">/*  TIM6 Interrupt enable (TIM6_IER) */</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d8ffeb7451824dc6bc777f42395a717"> 4511</a></span>&#160;<span class="preprocessor">  #define _TIM6_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM6 Update interrupt enable [0] (in _TIM6_IER)</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;  <span class="comment">/*  TIM6 Status register (TIM6_SR) */</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0c0efa2c5b1d035bc1f03346890ce0be"> 4515</a></span>&#160;<span class="preprocessor">  #define _TIM6_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM6 Update interrupt flag [0] (in _TIM6_SR)</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;  <span class="comment">/*  TIM6 Event generation register (TIM6_EGR) */</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga801e49102a180820b969eecb6ce5a4c2"> 4519</a></span>&#160;<span class="preprocessor">  #define _TIM6_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM6 Update generation [0] (in _TIM6_EGR)</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;  <span class="comment">/* TIM6 Prescaler register (TIM6_PSCR) */</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf98c55dbd47786dd19a8d1f8fe95a470"> 4523</a></span>&#160;<span class="preprocessor">  #define _TIM6_PSC               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM6 clock prescaler [2:0] (in _TIM6_PSCR)</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab8490bc7f1e0988468c6370e1a50b6e8"> 4524</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM6 clock prescaler [0] (in _TIM6_PSCR)</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95504df36a21bca06e07a59f6516c2a7"> 4525</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM6 clock prescaler [1] (in _TIM6_PSCR)</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad3c49073867e52e358b3dc89c3791b08"> 4526</a></span>&#160;<span class="comment"></span>  #define _TIM6_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM6 clock prescaler [2] (in _TIM6_PSCR)</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#endif // TIM6_AddressBase</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">// Analog Digital Converter 1 (ADC1)</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#if defined(ADC1_AddressBase)</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment">  /** @brief struct containing Analog Digital Converter 1 (ADC1) */</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 0 (ADC1_DB0RH) */</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 0 value [9:8]</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment"></span>    } DB0RH;</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 0 (ADC1_DB0RL) */</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 0 value (low)</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment"></span>    } DB0RL;</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 1 (ADC1_DB1RH) */</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 1 value [9:8]</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment"></span>    } DB1RH;</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 1 (ADC1_DB1RL) */</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 1 value (low)</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment"></span>    } DB1RL;</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 2 (ADC1_DB2RH) */</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 2 value [9:8]</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment"></span>    } DB2RH;</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 2 (ADC1_DB2RL) */</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 2 value (low)</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="comment"></span>    } DB2RL;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 3 (ADC1_DB3RH) */</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 3 value [9:8]</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment"></span>    } DB3RH;</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 3 (ADC1_DB3RL) */</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 3 value (low)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment"></span>    } DB3RL;</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 4 (ADC1_DB4RH) */</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 4 value [9:8]</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment"></span>    } DB4RH;</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 4 (ADC1_DB4RL) */</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 4 value (low)</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment"></span>    } DB4RL;</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 5 (ADC1_DB5RH) */</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 5 value [9:8]</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment"></span>    } DB5RH;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 5 (ADC1_DB5RL) */</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 5 value (low)</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="comment"></span>    } DB5RL;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 6 (ADC1_DB6RH) */</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 6 value [9:8]</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment"></span>    } DB6RH;</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 6 (ADC1_DB6RL) */</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 6 value (low)</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment"></span>    } DB6RL;</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 7 (ADC1_DB7RH) */</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 7 value [9:8]</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment"></span>    } DB7RH;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 7 (ADC1_DB7RL) */</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 7 value (low)</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="comment"></span>    } DB7RL;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 8 (ADC1_DB8RH) */</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 8 value [9:8]</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment"></span>    } DB8RH;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 8 (ADC1_DB8RL) */</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 8 value (low)</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment"></span>    } DB8RL;</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 9 (ADC1_DB9RH) */</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data buffer 9 value [9:8]</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment"></span>    } DB9RH;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">    /** @brief ADC1 10-bit Data Buffer Register 9 (ADC1_DB8RL) */</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data buffer 9 value (low)</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment"></span>    } DB9RL;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">    /** @brief Reserved register (12B) */</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;    uint8_t   res[12];</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">    /** @brief ADC1 control/status register (ADC1_CSR) */</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CH        : 4;        <span class="comment">///&lt; Channel selection bits</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWDIE        : 1;        <span class="comment">///&lt; Analog watchdog interrupt enable</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOCIE        : 1;        <span class="comment">///&lt; Interrupt enable for EOC</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWD        : 1;        <span class="comment">///&lt; Analog Watchdog flag</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOC        : 1;        <span class="comment">///&lt; End of conversion</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">    /** @brief ADC1 Configuration Register 1 (ADC1_CR1) */</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADON        : 1;        <span class="comment">///&lt; A/D Converter on/off</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONT        : 1;        <span class="comment">///&lt; Continuous conversion</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res        : 2;        <span class="comment">///&lt; Reserved, always read as 0</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPSEL        : 3;        <span class="comment">///&lt; Clock prescaler selection</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2        : 1;        <span class="comment">///&lt; Reserved, always read as 0</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">    /** @brief ADC1 Configuration Register 2 (ADC1_CR2) */</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res        : 1;        <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SCAN        : 1;        <span class="comment">///&lt; Scan mode enable</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2        : 1;        <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALIGN        : 1;        <span class="comment">///&lt; Data alignment</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTSEL    : 2;        <span class="comment">///&lt; External event selection</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTTRIG    : 1;        <span class="comment">///&lt; External trigger enable</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res3        : 1;        <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">    /** @brief ADC1 Configuration Register 3 (ADC1_CR3) */</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res        : 6;        <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR        : 1;        <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DBUF        : 1;        <span class="comment">///&lt; Data buffer enable</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment"></span>    } CR3;</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">    /** @brief ADC1 (unbuffered) 10-bit measurement result (ADC1_DRH) */</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 2;   <span class="comment">///&lt; Data value [9:8]</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res      : 6;   <span class="comment">///&lt; reserved</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment"></span>    } DRH;</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">    /** @brief ADC1 (unbuffered) 10-bit measurement result (ADC1_DRL) */</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA     : 8;   <span class="comment">///&lt; Data value [7:0]</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment"></span>    } DRL;</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">    /** @brief ADC1 Schmitt trigger disable register (ADC1_TDRH) */</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TDH      : 8;   <span class="comment">///&lt; Schmitt trigger disable [15:8]</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment"></span>    } TDRH;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">    /** @brief ADC1 Schmitt trigger disable register (ADC1_TDRL) */</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TDL      : 8;   <span class="comment">///&lt; Schmitt trigger disable [7:0]</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment"></span>    } TDRL;</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment">    /** @brief ADC1 watchdog high threshold register (ADC1_HTRH) */</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HT       : 8;   <span class="comment">///&lt; watchdog high threshold [9:2]</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment"></span>    } HTRH;</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">    /** @brief ADC1 watchdog high threshold register (ADC1_HTRL) */</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HT        : 2;  <span class="comment">///&lt; watchdog high threshold [1:0]</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res         : 6;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;    } HTRL;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment">    /** @brief ADC1 watchdog low threshold register (ADC1_LTRH) */</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LT        : 8;  <span class="comment">///&lt; watchdog low threshold [9:2]</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment"></span>    } LTRH;</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">    /** @brief ADC1 watchdog low threshold register (ADC1_LTRL) */</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LT        : 2;  <span class="comment">///&lt; watchdog low threshold [1:0]</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res         : 6;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment"></span>    } LTRL;</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">    /** @brief ADC1 watchdog status register (ADC1_AWSRH) */</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWS       : 2;  <span class="comment">///&lt; watchdog status register [9:8]</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res         : 6;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment"></span>    } AWSRH;</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">    /** @brief ADC1 watchdog status register (ADC1_AWSRL) */</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWS       : 8;  <span class="comment">///&lt; watchdog status register [7:0]</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment"></span>    } AWSRL;</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">    /** @brief ADC1 watchdog control register (ADC1_AWCRH) */</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWEN      : 2;  <span class="comment">///&lt; watchdog control register [9:8]</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res         : 6;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment"></span>    } AWCRH;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">    /** @brief ADC1 watchdog control register (ADC1_AWCRL) */</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWEN      : 8;  <span class="comment">///&lt; watchdog control register [7:0]</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment"></span>    } AWCRL;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;  } <a class="code" href="struct_a_d_c1__t.html">ADC1_t</a>;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;  <span class="comment">/* Pointer to ADC1 registers */</span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8fd5309965c7b0315ee09cf39012b124"> 4794</a></span>&#160;<span class="preprocessor">  #define _ADC1         _SFR(ADC1_t,   ADC1_AddressBase)         </span><span class="comment">///&lt; ADC1 struct/bit access</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga34d4fc186e354ccd95901e5c4957104b"> 4795</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB0RH   _SFR(uint8_t,  ADC1_AddressBase+0x00)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 0</span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf3e95f4b3e192858c8e534d81bf4425b"> 4796</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB0RL   _SFR(uint8_t,  ADC1_AddressBase+0x01)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 0</span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9f12a45baae5f0d6e069e0b81f42973d"> 4797</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB1RH   _SFR(uint8_t,  ADC1_AddressBase+0x02)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 1</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadc901e26c3c85d4251e0800f931bdf51"> 4798</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB1RL   _SFR(uint8_t,  ADC1_AddressBase+0x03)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 1</span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae16221ae504b0174b94d3526835d0eb2"> 4799</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB2RH   _SFR(uint8_t,  ADC1_AddressBase+0x04)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 2</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga52f294708e7672845401fcd216352e43"> 4800</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB2RL   _SFR(uint8_t,  ADC1_AddressBase+0x05)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 2</span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga406beae7186450d844995dddbb6093c2"> 4801</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB3RH   _SFR(uint8_t,  ADC1_AddressBase+0x06)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 3</span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9b7d3ae149628c711fbaa5e1b468722f"> 4802</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB3RL   _SFR(uint8_t,  ADC1_AddressBase+0x07)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 3</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7772501b9ce4c3f67762418b4d959719"> 4803</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB4RH   _SFR(uint8_t,  ADC1_AddressBase+0x08)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 4</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga41327a0154a83421e08c3586abc1f50c"> 4804</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB4RL   _SFR(uint8_t,  ADC1_AddressBase+0x09)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 4</span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5f8d085b853b825571ea1691bd588dab"> 4805</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB5RH   _SFR(uint8_t,  ADC1_AddressBase+0x0A)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 5</span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab0d6b5be81215f485628c169a75274a2"> 4806</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB5RL   _SFR(uint8_t,  ADC1_AddressBase+0x0B)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 5</span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cbb7958b5749fa695fd99db5e3b0045"> 4807</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB6RH   _SFR(uint8_t,  ADC1_AddressBase+0x0C)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 6</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7a344c6594818dac6d556f6340363373"> 4808</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB6RL   _SFR(uint8_t,  ADC1_AddressBase+0x0D)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 6</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2368a9f817a462f3bfd8e4f59fc61508"> 4809</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB7RH   _SFR(uint8_t,  ADC1_AddressBase+0x0E)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 7</span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga902460052bbab5f518f8383c80129a30"> 4810</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB7RL   _SFR(uint8_t,  ADC1_AddressBase+0x0F)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 7</span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga96728613ff7b8fe5f6093ccb6964b194"> 4811</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB8RH   _SFR(uint8_t,  ADC1_AddressBase+0x10)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 8</span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0db6607e99cbaa9ba447f4df66fce923"> 4812</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB8RL   _SFR(uint8_t,  ADC1_AddressBase+0x11)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 8</span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5243294ff8e76b6b9b2dc3c500addf03"> 4813</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB9RH   _SFR(uint8_t,  ADC1_AddressBase+0x12)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 9</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab4fbd5b13ef90b25e9dd607242c8bd66"> 4814</a></span>&#160;<span class="comment"></span>  #define _ADC1_DB9RL   _SFR(uint8_t,  ADC1_AddressBase+0x13)    <span class="comment">///&lt; ADC1 10-bit Data Buffer Register 9</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment"></span>  // reserved (12B)</div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf5b54bf772b3eec17ab9f8d9ad4b30aa"> 4816</a></span>&#160;<span class="preprocessor">  #define _ADC1_CSR     _SFR(uint8_t,  ADC1_AddressBase+0x20)    </span><span class="comment">///&lt; ADC1 control/status register</span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabdbf069223591b816b5d19591e5d8e3e"> 4817</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR1     _SFR(uint8_t,  ADC1_AddressBase+0x21)    <span class="comment">///&lt; ADC1 Configuration Register 1</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab2d68b1bb14170c9f8e1f76d7ff375c5"> 4818</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR2     _SFR(uint8_t,  ADC1_AddressBase+0x22)    <span class="comment">///&lt; ADC1 Configuration Register 2</span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3f835b8fffdf14535463993c40e16d71"> 4819</a></span>&#160;<span class="comment"></span>  #define _ADC1_CR3     _SFR(uint8_t,  ADC1_AddressBase+0x23)    <span class="comment">///&lt; ADC1 Configuration Register 3</span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga242491f6b51c08279028d5a42481010f"> 4820</a></span>&#160;<span class="comment"></span>  #define _ADC1_DRH     _SFR(uint8_t,  ADC1_AddressBase+0x24)    <span class="comment">///&lt; ADC1 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga20da6431a482877e303e7d64c8c68bae"> 4821</a></span>&#160;<span class="comment"></span>  #define _ADC1_DRL     _SFR(uint8_t,  ADC1_AddressBase+0x25)    <span class="comment">///&lt; ADC1 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7dcd37df25d2ec315730e156b0fa9e0b"> 4822</a></span>&#160;<span class="comment"></span>  #define _ADC1_TDRH    _SFR(uint8_t,  ADC1_AddressBase+0x26)    <span class="comment">///&lt; ADC1 Schmitt trigger disable register</span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5e374434ed319b9ff67a4ff7600278d5"> 4823</a></span>&#160;<span class="comment"></span>  #define _ADC1_TDRL    _SFR(uint8_t,  ADC1_AddressBase+0x27)    <span class="comment">///&lt; ADC1 Schmitt trigger disable register</span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac4fb985547e36dec7a085a8d5dc2a94f"> 4824</a></span>&#160;<span class="comment"></span>  #define _ADC1_HTRH    _SFR(uint8_t,  ADC1_AddressBase+0x28)    <span class="comment">///&lt; ADC1 watchdog high threshold register</span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadea86d486150c4855b4398470d1ce36e"> 4825</a></span>&#160;<span class="comment"></span>  #define _ADC1_HTRL    _SFR(uint8_t,  ADC1_AddressBase+0x29)    <span class="comment">///&lt; ADC1 watchdog high threshold register</span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga89a01dedb34120e1945f6b60d910ebda"> 4826</a></span>&#160;<span class="comment"></span>  #define _ADC1_LTRH    _SFR(uint8_t,  ADC1_AddressBase+0x2A)    <span class="comment">///&lt; ADC1 watchdog low threshold register</span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab87a60ad1695ebf71b56f13f138a6603"> 4827</a></span>&#160;<span class="comment"></span>  #define _ADC1_LTRL    _SFR(uint8_t,  ADC1_AddressBase+0x2B)    <span class="comment">///&lt; ADC1 watchdog low threshold register</span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4498c93cf606b84360bf3134ff86581f"> 4828</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWSRH   _SFR(uint8_t,  ADC1_AddressBase+0x2C)    <span class="comment">///&lt; ADC1 watchdog status register</span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"> 4829</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWSRL   _SFR(uint8_t,  ADC1_AddressBase+0x2D)    <span class="comment">///&lt; ADC1 watchdog status register</span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3792f404b51abf0aeb115e3130255046"> 4830</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWCRH   _SFR(uint8_t,  ADC1_AddressBase+0x2E)    <span class="comment">///&lt; ADC1 watchdog control register</span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2811582ed303a971da2ae597e513f532"> 4831</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWCRL   _SFR(uint8_t,  ADC1_AddressBase+0x2F)    <span class="comment">///&lt; ADC1 watchdog control register</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;  <span class="comment">/* ADC1 Module Reset Values */</span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab225b687256b84042e0ca4e25e37b958"> 4834</a></span>&#160;<span class="preprocessor">  #define  _ADC1_CSR_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; ADC1 control/status register reset value</span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaab7e101bffaac6e91ae2af3e8cc04653"> 4835</a></span>&#160;<span class="comment"></span>  #define  _ADC1_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Configuration Register 1  reset value</span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga40c98b9799724938ccd827c494b8a7b2"> 4836</a></span>&#160;<span class="comment"></span>  #define  _ADC1_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Configuration Register 2  reset value</span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga723f38d175028a256d9ab73d264d4750"> 4837</a></span>&#160;<span class="comment"></span>  #define  _ADC1_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Configuration Register 3  reset value</span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a97baf01244fdb48f930b96cbc5ee10"> 4838</a></span>&#160;<span class="comment"></span>  #define  _ADC1_TDRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae13a3b46c8bd6e118d927ca81cef0b70"> 4839</a></span>&#160;<span class="comment"></span>  #define  _ADC1_TDRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga951d1d5e12dbe1ad2d42aa02361daae5"> 4840</a></span>&#160;<span class="comment"></span>  #define  _ADC1_HTRH_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; ADC1 watchdog high threshold register reset value</span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3519212c2ed5862e1725c56b21fa6934"> 4841</a></span>&#160;<span class="comment"></span>  #define  _ADC1_HTRL_RESET_VALUE      ((uint8_t) 0x03)          <span class="comment">///&lt; ADC1 watchdog high threshold register reset value</span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2b017766826d72c23ee5352c3946639f"> 4842</a></span>&#160;<span class="comment"></span>  #define  _ADC1_LTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog low threshold register reset value</span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6cf8e00d0acc3d32a7bac8fc47a173e3"> 4843</a></span>&#160;<span class="comment"></span>  #define  _ADC1_LTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog low threshold register reset value</span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1973afa949f26608bbb04d823c5615de"> 4844</a></span>&#160;<span class="comment"></span>  #define  _ADC1_AWCRH_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog control register reset value</span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae5b9e3dc1f77afe668bba8e4db0dc42a"> 4845</a></span>&#160;<span class="comment"></span>  #define  _ADC1_AWCRL_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC1 watchdog control register reset value</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;  <span class="comment">/* ADC1 control/status register (ADC1_CSR) */</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac84f8028d46c420e5f53f1529892e844"> 4848</a></span>&#160;<span class="preprocessor">  #define _ADC1_CH                ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; ADC1 Channel selection bits [3:0] (in _ADC1_CSR)</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac5c85d457659673ba9bc4826af66729b"> 4849</a></span>&#160;<span class="comment"></span>  #define _ADC1_CH0               ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ADC1 Channel selection bits [0] (in _ADC1_CSR)</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga431cd26a0775215a006f01db593b8fc0"> 4850</a></span>&#160;<span class="comment"></span>  #define _ADC1_CH1               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ADC1 Channel selection bits [1] (in _ADC1_CSR)</span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae2c02cf46b5a45f40550ef3a894f31b8"> 4851</a></span>&#160;<span class="comment"></span>  #define _ADC1_CH2               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ADC1 Channel selection bits [2] (in _ADC1_CSR)</span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac27f96527f4433f1af06ba3934d24b15"> 4852</a></span>&#160;<span class="comment"></span>  #define _ADC1_CH3               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ADC1 Channel selection bits [3] (in _ADC1_CSR)</span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23fb8f8ec9157df00eb041d7d84fff0e"> 4853</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWDIE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; ADC1 Analog watchdog interrupt enable [0] (in _ADC1_CSR)</span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacec6be5082e7c9fc52f21b6d489ccfb6"> 4854</a></span>&#160;<span class="comment"></span>  #define _ADC1_EOCIE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; ADC1 Interrupt enable for EOC [0] (in _ADC1_CSR)</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab7c3d5a8437966325e1bb068ba05e012"> 4855</a></span>&#160;<span class="comment"></span>  #define _ADC1_AWD               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ADC1 Analog Watchdog flag [0] (in _ADC1_CSR)</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa9578197cc46e13ceb26f2269c9179f9"> 4856</a></span>&#160;<span class="comment"></span>  #define _ADC1_EOC               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ADC1 End of conversion [0] (in _ADC1_CSR)</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;  <span class="comment">/* ADC1 Configuration Register 1 (ADC1_CR1) */</span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga25b32940e0d22ffcdb213913f8a9b6f5"> 4859</a></span>&#160;<span class="preprocessor">  #define _ADC1_ADON              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ADC1 Conversion on/off [0] (in _ADC1_CR1)</span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6ad9b4dbda9448512feb2ab9c78e241d"> 4860</a></span>&#160;<span class="comment"></span>  #define _ADC1_CONT              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ADC1 Continuous conversion [0] (in _ADC1_CR1)</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3b7ec7af0e3fc7073c8c8f96bf3087a2"> 4862</a></span>&#160;<span class="preprocessor">  #define _ADC1_SPSEL             ((uint8_t) (0x07 &lt;&lt; 4)         </span><span class="comment">///&lt; ADC1 clock prescaler selection [2:0] (in _ADC1_CR1)</span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9691cc73607cc273fc2bfd9879e0935e"> 4863</a></span>&#160;<span class="comment"></span>  #define _ADC1_SPSEL0            ((uint8_t) (0x01 &lt;&lt; 4)         <span class="comment">///&lt; ADC1 clock prescaler selection [0] (in _ADC1_CR1)</span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5fdebd8e214c4754a6a8f6c06e905fb4"> 4864</a></span>&#160;<span class="comment"></span>  #define _ADC1_SPSEL1            ((uint8_t) (0x01 &lt;&lt; 5)         <span class="comment">///&lt; ADC1 clock prescaler selection [1] (in _ADC1_CR1)</span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6b47d72858e0080f64140f3a6e6ca4de"> 4865</a></span>&#160;<span class="comment"></span>  #define _ADC1_SPSEL2            ((uint8_t) (0x01 &lt;&lt; 6)         <span class="comment">///&lt; ADC1 clock prescaler selection [2] (in _ADC1_CR1)</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;  <span class="comment">/* ADC1 Configuration Register 2 (ADC1_CR2) */</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabccebedc1fb2d4713a9d15edb2ff731c"> 4870</a></span>&#160;<span class="preprocessor">  #define _ADC1_SCAN              ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; ADC1 Scan mode enable [0] (in _ADC1_CR2)</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga21c76ddff02c1f5cd24c22c89c6da830"> 4872</a></span>&#160;<span class="preprocessor">  #define _ADC1_ALIGN             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; ADC1 Data alignment [0] (in _ADC1_CR2)</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabada5292f2fac8d5bc6d43d55e341e42"> 4873</a></span>&#160;<span class="comment"></span>  #define _ADC1_EXTSEL            ((uint8_t) (0x03 &lt;&lt; 4)         <span class="comment">///&lt; ADC1 External event selection [1:0] (in _ADC1_CR2)</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga969e0320ce7ebb8bcc42dbfe1068ee61"> 4874</a></span>&#160;<span class="comment"></span>  #define _ADC1_EXTSEL0           ((uint8_t) (0x01 &lt;&lt; 4)         <span class="comment">///&lt; ADC1 External event selection [0] (in _ADC1_CR2)</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae7c52b81f9390100d0e88b3ca9edb8a6"> 4875</a></span>&#160;<span class="comment"></span>  #define _ADC1_EXTSEL1           ((uint8_t) (0x01 &lt;&lt; 5)         <span class="comment">///&lt; ADC1 External event selection [1] (in _ADC1_CR2)</span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga76ed94fc48ecdae4ce0ac20249e8b06f"> 4876</a></span>&#160;<span class="comment"></span>  #define _ADC1_EXTTRIG           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ADC1 External trigger enable [0] (in _ADC1_CR2)</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;  <span class="comment">/* ADC1 Configuration Register 3 (ADC1_CR3) */</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;  <span class="comment">// reserved [5:0]</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d65128f4f4b960a1254b63d97f1de4e"> 4881</a></span>&#160;<span class="preprocessor">  #define _ADC1_OVR               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; ADC1 Overrun flag [0] (in _ADC1_CR3)</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59f8e562498dc5e2c514c71ae6c1e449"> 4882</a></span>&#160;<span class="comment"></span>  #define _ADC1_DBUF              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; ADC1 Data buffer enable [0] (in _ADC1_CR3)</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#endif // ADC1_AddressBase</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment">// Analog Digital Converter 2 (ADC2)</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#if defined(ADC2_AddressBase)</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="comment">  /** @brief struct containing Analog Digital Converter 2 (ADC2) */</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment">    /** @brief ADC2 control/status register (ADC2_CSR) */</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CH        : 4;        <span class="comment">///&lt; Channel selection bits</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;        <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOCIE     : 1;        <span class="comment">///&lt; Interrupt enable for EOC</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;        <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOC       : 1;        <span class="comment">///&lt; End of conversion</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment">    /** @brief ADC2 Configuration Register 1 (ADC2_CR1) */</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADON      : 1;        <span class="comment">///&lt; A/D Converter on/off</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONT      : 1;        <span class="comment">///&lt; Continuous conversion</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;        <span class="comment">///&lt; Reserved, always read as 0</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPSEL     : 3;        <span class="comment">///&lt; Clock prescaler selection</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;        <span class="comment">///&lt; Reserved, always read as 0</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">    /** @brief ADC2 Configuration Register 2 (ADC2_CR2) */</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;        <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALIGN     : 1;        <span class="comment">///&lt; Data alignment</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTSEL    : 2;        <span class="comment">///&lt; External event selection</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTTRIG   : 1;        <span class="comment">///&lt; External trigger enable</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res3      : 1;        <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;    uint8_t       res[1];</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">    /** @brief ADC2 (unbuffered) 10-bit measurement result (ADC2_DRH) */</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA      : 2;  <span class="comment">///&lt; Data value [9:8]</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res       : 6;  <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment"></span>    } DRH;</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">    /** @brief ADC2 (unbuffered) 10-bit measurement result (ADC2_DRL) */</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA      : 8;  <span class="comment">///&lt; Data value [7:0]</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="comment"></span>    } DRL;</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="comment">    /** @brief ADC2 Schmitt trigger disable register (ADC2_TDRH) */</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TDH       : 8;  <span class="comment">///&lt; Schmitt trigger disable [9:8]</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment"></span>    } TDRH;</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="comment">    /** @brief ADC2 Schmitt trigger disable register (ADC2_TDRL) */</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TDL       : 8;  <span class="comment">///&lt; Schmitt trigger disable [7:0]</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment"></span>    } TDRL;</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;  } <a class="code" href="struct_a_d_c2__t.html">ADC2_t</a>;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;  <span class="comment">/* Pointer to ADC2 registers */</span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga628f55b8e17771e63c7d5e9546322970"> 4957</a></span>&#160;<span class="preprocessor">  #define _ADC2         _SFR(ADC2_t,   ADC2_AddressBase)         </span><span class="comment">///&lt; ADC2 struct/bit access</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga497d4e8d58593048236c4d3d19dee2cb"> 4958</a></span>&#160;<span class="comment"></span>  #define _ADC2_CSR     _SFR(uint8_t,  ADC2_AddressBase+0x00)    <span class="comment">///&lt; ADC2 control/status register</span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72c5c4168e74499d7e41f34154b19097"> 4959</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR1     _SFR(uint8_t,  ADC2_AddressBase+0x01)    <span class="comment">///&lt; ADC2 Configuration Register 1</span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae0dbe34b0ec6a529b1717f77a04b55cb"> 4960</a></span>&#160;<span class="comment"></span>  #define _ADC2_CR2     _SFR(uint8_t,  ADC2_AddressBase+0x02)    <span class="comment">///&lt; ADC2 Configuration Register 2</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0f2d13bc511eca16f6a16dac282ba316"> 4962</a></span>&#160;<span class="preprocessor">  #define _ADC2_DRH     _SFR(uint8_t,  ADC2_AddressBase+0x04)    </span><span class="comment">///&lt; ADC2 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad8cfb1cf9d6a0b10bc025dd30be1411d"> 4963</a></span>&#160;<span class="comment"></span>  #define _ADC2_DRL     _SFR(uint8_t,  ADC2_AddressBase+0x05)    <span class="comment">///&lt; ADC2 (unbuffered) 10-bit measurement result</span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59399c374f76b9072d9b248b949e9594"> 4964</a></span>&#160;<span class="comment"></span>  #define _ADC2_TDRH    _SFR(uint8_t,  ADC2_AddressBase+0x06)    <span class="comment">///&lt; ADC2 Schmitt trigger disable register</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3af0000c196e97bb7bd597cadb1885ce"> 4965</a></span>&#160;<span class="comment"></span>  #define _ADC2_TDRL    _SFR(uint8_t,  ADC2_AddressBase+0x07)    <span class="comment">///&lt; ADC2 Schmitt trigger disable register</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;  <span class="comment">/* ADC2 Module Reset Values */</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8ec077a4335c5ea0855c9131b562bc45"> 4968</a></span>&#160;<span class="preprocessor">  #define  _ADC2_CSR_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; ADC2 control/status register reset value</span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3e3d5d9ea6cbc8ba385c59e42136284b"> 4969</a></span>&#160;<span class="comment"></span>  #define  _ADC2_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Configuration Register 1 reset value</span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3d1ed0a1c9127a480a00f53d53343f56"> 4970</a></span>&#160;<span class="comment"></span>  #define  _ADC2_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Configuration Register 2 reset value</span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga85cae41a3864e8fa0334b82c62aae117"> 4971</a></span>&#160;<span class="comment"></span>  #define  _ADC2_TDRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga44e8946a2d96c278aee32499698c2b6f"> 4972</a></span>&#160;<span class="comment"></span>  #define  _ADC2_TDRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; ADC2 Schmitt trigger disable register reset value</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;  <span class="comment">/* ADC2 control/status register (ADC2_CSR) */</span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7e7a07c1491a384ae835d8432a53f84d"> 4975</a></span>&#160;<span class="preprocessor">  #define _ADC2_CH                ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; ADC2 Channel selection bits [3:0] (in _ADC2_CSR)</span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7bc6cf1bd121abf1a25bbdce21c36052"> 4976</a></span>&#160;<span class="comment"></span>  #define _ADC2_CH0               ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; ADC2 Channel selection bits [0] (in _ADC2_CSR)</span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga14ad50457851fdc13b57e4b10360a8e9"> 4977</a></span>&#160;<span class="comment"></span>  #define _ADC2_CH1               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ADC2 Channel selection bits [1] (in _ADC2_CSR)</span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga74fe8d09b17a06f3318722ad185dd39f"> 4978</a></span>&#160;<span class="comment"></span>  #define _ADC2_CH2               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; ADC2 Channel selection bits [2] (in _ADC2_CSR)</span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa15675311980187290d354d50308c7e0"> 4979</a></span>&#160;<span class="comment"></span>  #define _ADC2_CH3               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; ADC2 Channel selection bits [3] (in _ADC2_CSR)</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga80969c6b58e19b0ea8449345c764be3c"> 4981</a></span>&#160;<span class="preprocessor">  #define _ADC2_EOCIE             ((uint8_t) (0x01 &lt;&lt; 5))        </span><span class="comment">///&lt; ADC2 Interrupt enable for EOC [0] (in _ADC2_CSR)</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacff012888d38cd55ac531afc0007cf0f"> 4983</a></span>&#160;<span class="preprocessor">  #define _ADC2_EOC               ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; ADC2 End of conversion [0] (in _ADC2_CSR)</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;  <span class="comment">/* ADC2 Configuration Register 1 (ADC2_CR1) */</span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga064e751c07e423586339e6ae01ba6ee9"> 4986</a></span>&#160;<span class="preprocessor">  #define _ADC2_ADON              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; ADC2 Conversion on/off [0] (in _ADC2_CR1)</span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf7eb9fa1ec80a4caa30d68a44b04deb"> 4987</a></span>&#160;<span class="comment"></span>  #define _ADC2_CONT              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; ADC2 Continuous conversion [0] (in _ADC2_CR1)</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga754102bb54ee04e22e2ec6a3a5ccea3f"> 4989</a></span>&#160;<span class="preprocessor">  #define _ADC2_SPSEL             ((uint8_t) (0x07 &lt;&lt; 4)         </span><span class="comment">///&lt; ADC2 clock prescaler selection [2:0] (in _ADC2_CR1)</span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga926d51770a5343e025bacde459655f8b"> 4990</a></span>&#160;<span class="comment"></span>  #define _ADC2_SPSEL0            ((uint8_t) (0x01 &lt;&lt; 4)         <span class="comment">///&lt; ADC2 clock prescaler selection [0] (in _ADC2_CR1)</span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadb58d7c5828e1988d59e91ab8c5fcf39"> 4991</a></span>&#160;<span class="comment"></span>  #define _ADC2_SPSEL1            ((uint8_t) (0x01 &lt;&lt; 5)         <span class="comment">///&lt; ADC2 clock prescaler selection [1] (in _ADC2_CR1)</span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6df327c67b0b484b930470065d2c8924"> 4992</a></span>&#160;<span class="comment"></span>  #define _ADC2_SPSEL2            ((uint8_t) (0x01 &lt;&lt; 6)         <span class="comment">///&lt; ADC2 clock prescaler selection [2] (in _ADC2_CR1)</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;  <span class="comment">/* ADC2 Configuration Register 2 (ADC2_CR2) */</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;  <span class="comment">// reserved [2:0]</span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga022af145cecdbe0f75b3a7b31aa022d1"> 4997</a></span>&#160;<span class="preprocessor">  #define _ADC2_ALIGN             ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; ADC2 Data alignment [0] (in _ADC2_CR2)</span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6669a700fbc9e183e8fbc1b035f957f9"> 4998</a></span>&#160;<span class="comment"></span>  #define _ADC2_EXTSEL            ((uint8_t) (0x03 &lt;&lt; 4)         <span class="comment">///&lt; ADC2 External event selection [1:0] (in _ADC2_CR2)</span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3aa0cdd575028da27961932a982bc71c"> 4999</a></span>&#160;<span class="comment"></span>  #define _ADC2_EXTSEL0           ((uint8_t) (0x01 &lt;&lt; 4)         <span class="comment">///&lt; ADC2 External event selection [0] (in _ADC2_CR2)</span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga244de7a55605c92232396769f66472eb"> 5000</a></span>&#160;<span class="comment"></span>  #define _ADC2_EXTSEL1           ((uint8_t) (0x01 &lt;&lt; 5)         <span class="comment">///&lt; ADC2 External event selection [1] (in _ADC2_CR2)</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gade98b39bf4ac9e515d7b2f04655f8fe4"> 5001</a></span>&#160;<span class="comment"></span>  #define _ADC2_EXTTRIG           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; ADC2 External trigger enable [0] (in _ADC2_CR2)</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#endif // ADC2_AddressBase</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">// Controller Area Network Module (CAN)</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#if defined(CAN_AddressBase)</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment">  /** @brief struct for controlling Controller Area Network Module (CAN) */</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="comment">    /** @brief CAN master control register (CAN_MCR) */</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INRQ      : 1;    <span class="comment">///&lt; Initialization Request</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SLEEP     : 1;    <span class="comment">///&lt; Sleep Mode Request</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXFP      : 1;    <span class="comment">///&lt; Transmit FIFO Priority</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RFLM      : 1;    <span class="comment">///&lt; Receive FIFO Locked Mode</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NART      : 1;    <span class="comment">///&lt; No Automatic Retransmission</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUM      : 1;    <span class="comment">///&lt; Automatic Wakeup Mode</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABOM      : 1;    <span class="comment">///&lt; Automatic Bus-Off Management</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TTCM      : 1;    <span class="comment">///&lt; Time Triggered Communication Mode</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment"></span>    } MCR;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">    /** @brief CAN master status register (CAN_MSR) */</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INAK      : 1;    <span class="comment">///&lt; Initialization Acknowledge</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SLAK      : 1;    <span class="comment">///&lt; Sleep Acknowledge</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRI      : 1;    <span class="comment">///&lt; Error Interrupt</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUI      : 1;    <span class="comment">///&lt; Wakeup Interrupt</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TX        : 1;    <span class="comment">///&lt; Transmit</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX        : 1;    <span class="comment">///&lt; Receive</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment"></span>    } MSR;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment">    /** @brief CAN transmit status register (CAN_TSR) */</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP0     : 1;    <span class="comment">///&lt; Request Completed for Mailbox 0</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP1     : 1;    <span class="comment">///&lt; Request Completed for Mailbox 1</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP2     : 1;    <span class="comment">///&lt; Request Completed for Mailbox 2</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK0     : 1;    <span class="comment">///&lt; Transmission ok for Mailbox 0</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK1     : 1;    <span class="comment">///&lt; Transmission ok for Mailbox 1</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK2     : 1;    <span class="comment">///&lt; Transmission ok for Mailbox 2</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="comment"></span>    } TSR;</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="comment">    /** @brief CAN transmit priority register (CAN_TPR) */</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CODE      : 2;    <span class="comment">///&lt; Mailbox Code</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TME0      : 1;    <span class="comment">///&lt; Transmit Mailbox 0 Empty</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TME1      : 1;    <span class="comment">///&lt; Transmit Mailbox 1 Empty</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TME2      : 1;    <span class="comment">///&lt; Transmit Mailbox 2 Empty</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOW0      : 1;    <span class="comment">///&lt; Lowest Priority Flag for Mailbox 0</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOW1      : 1;    <span class="comment">///&lt; Lowest Priority Flag for Mailbox 1</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOW2      : 1;    <span class="comment">///&lt; Lowest Priority Flag for Mailbox 2</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment"></span>    } TPR;</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">    /** @brief CAN receive FIFO register (CAN_RFR) */</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMP       : 2;    <span class="comment">///&lt; FIFO Message Pending</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FULL      : 1;    <span class="comment">///&lt; FIFO Full</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FOVR      : 1;    <span class="comment">///&lt; FIFO Overrun</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RFOM      : 1;    <span class="comment">///&lt; Release FIFO Output Mailbox</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment"></span>    } RFR;</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment">    /** @brief CAN interrupt enable register (CAN_IER) */</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TMEIE     : 1;    <span class="comment">///&lt; Transmit Mailbox Empty Interrupt Enable</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMPIE     : 1;    <span class="comment">///&lt; FIFO Message Pending Interrupt Enable</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FFIE      : 1;    <span class="comment">///&lt; FIFO Full Interrupt Enable</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FOVIE     : 1;    <span class="comment">///&lt; FIFO Overrun Interrupt Enable</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUIE     : 1;    <span class="comment">///&lt; Wakeup Interrupt Enable</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment">    /** @brief CAN diagnosis register (CAN_DGR) */</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBKM      : 1;    <span class="comment">///&lt; Loop back mode</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SILM      : 1;    <span class="comment">///&lt; Silent mode</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SAMP      : 1;    <span class="comment">///&lt; Last sample point</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RX        : 1;    <span class="comment">///&lt; CAN Rx Signal</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXM2E     : 1;    <span class="comment">///&lt; TX Mailbox 2 enable</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment"></span>    } DGR;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment">    /** @brief CAN page selection register for paged registers (CAN_PSR) */</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS        : 3;    <span class="comment">///&lt; Page select</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 5;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment"></span>    } PSR;</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">    /** @brief paged CAN registers (selection via CAN_PSR) */</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">      /** @brief CAN page 0: Tx Mailbox 0 (CAN.PAGE_0) */</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment">        /** @brief CAN message control/status register (CAN_MCSR) */</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXRQ      : 1;    <span class="comment">///&lt; Transmission mailbox request</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABRQ      : 1;    <span class="comment">///&lt; Abort request for mailbox</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP      : 1;    <span class="comment">///&lt; Request completed</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK      : 1;    <span class="comment">///&lt; Transmission OK</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALST      : 1;    <span class="comment">///&lt; Arbitration lost</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TERR      : 1;    <span class="comment">///&lt; Transmission error</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="comment"></span>        } MCSR;</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (CAN_MDLCR) */</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (CAN_MIDR1) */</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment"></span>        } MIDR1;</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;</div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (CAN_MIDR2) */</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (CAN_MIDR3) */</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (CAN_MIDR4) */</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (CAN_MDAR1) */</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (CAN_MDAR2) */</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;</div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (CAN_MDAR3) */</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (CAN_MDAR4) */</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (CAN_MDAR5) */</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (CAN_MDAR6) */</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;</div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (CAN_MDAR7) */</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (CAN_MDAR8) */</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (CAN_MTSRL) */</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;</div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (CAN_MTSRH) */</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;      } PAGE_0;</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment">      /** @brief CAN page 1: Tx Mailbox 1 (CAN.PAGE_1) */</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="comment">        /** @brief CAN message control/status register (CAN_MCSR) */</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXRQ      : 1;    <span class="comment">///&lt; Transmission mailbox request</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABRQ      : 1;    <span class="comment">///&lt; Abort request for mailbox</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP      : 1;    <span class="comment">///&lt; Request completed</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK      : 1;    <span class="comment">///&lt; Transmission OK</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALST      : 1;    <span class="comment">///&lt; Arbitration lost</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TERR      : 1;    <span class="comment">///&lt; Transmission error</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="comment"></span>        } MCSR;</div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (CAN_MDLCR) */</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (CAN_MIDR1) */</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="comment"></span>        } MIDR1;</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (CAN_MIDR2) */</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (CAN_MIDR3) */</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (CAN_MIDR4) */</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (CAN_MDAR1) */</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (CAN_MDAR2) */</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (CAN_MDAR3) */</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (CAN_MDAR4) */</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;</div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (CAN_MDAR5) */</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (CAN_MDAR6) */</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (CAN_MDAR7) */</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (CAN_MDAR8) */</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (CAN_MTSRL) */</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;</div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (CAN_MTSRH) */</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;</div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;      } PAGE_1;</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment">      /** @brief CAN page 2: Acceptance Filter 0:1 (CAN.PAGE_2) */</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/1 (CAN_F0R1) */</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/1</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment"></span>        } F0R1;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/2 (CAN_F0R2) */</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/2</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment"></span>        } F0R2;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/3 (CAN_F0R3) */</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/3</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment"></span>        } F0R3;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/4 (CAN_F0R4) */</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/4</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment"></span>        } F0R4;</div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/5 (CAN_F0R5) */</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/5</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment"></span>        } F0R5;</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/6 (CAN_F0R6) */</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/6</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment"></span>        } F0R6;</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/7 (CAN_F0R7) */</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/7</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment"></span>        } F0R7;</div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment">        /** @brief CAN reception filter 0/8 (CAN_F0R8) */</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 0/8</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment"></span>        } F0R8;</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/1 (CAN_F1R1) */</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/1</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment"></span>        } F1R1;</div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/2 (CAN_F1R2) */</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/2</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="comment"></span>        } F1R2;</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/3 (CAN_F1R3) */</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/3</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment"></span>        } F1R3;</div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/4 (CAN_F1R4) */</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/4</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment"></span>        } F1R4;</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/5 (CAN_F1R5) */</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/5</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment"></span>        } F1R5;</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/6 (CAN_F1R6) */</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/6</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment"></span>        } F1R6;</div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/7 (CAN_F1R7) */</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/7</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment"></span>        } F1R7;</div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment">        /** @brief CAN reception filter 1/8 (CAN_F1R8) */</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 1/8</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment"></span>        } F1R8;</div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;</div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;      } PAGE_2;</div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment">      /** @brief CAN page 3: Acceptance Filter 2:3 (CAN.PAGE_3) */</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/1 (CAN_F2R1) */</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/1</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment"></span>        } F2R1;</div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/2 (CAN_F2R2) */</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/2</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment"></span>        } F2R2;</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/3 (CAN_F2R3) */</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/3</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment"></span>        } F2R3;</div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/4 (CAN_F2R4) */</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/4</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment"></span>        } F2R4;</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/5 (CAN_F2R5) */</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/5</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="comment"></span>        } F2R5;</div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/6 (CAN_F2R6) */</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/6</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment"></span>        } F2R6;</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/7 (CAN_F2R7) */</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/7</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="comment"></span>        } F2R7;</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">        /** @brief CAN reception filter 2/8 (CAN_F2R8) */</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 2/8</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment"></span>        } F2R8;</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/1 (CAN_F3R1) */</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/1</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment"></span>        } F3R1;</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/2 (CAN_F3R2) */</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/2</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment"></span>        } F3R2;</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/3 (CAN_F3R3) */</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/3</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="comment"></span>        } F3R3;</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/4 (CAN_F3R4) */</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/4</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment"></span>        } F3R4;</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/5 (CAN_F3R5) */</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/5</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="comment"></span>        } F3R5;</div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/6 (CAN_F3R6) */</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/6</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment"></span>        } F3R6;</div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/7 (CAN_F3R7) */</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/7</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="comment"></span>        } F3R7;</div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="comment">        /** @brief CAN reception filter 3/8 (CAN_F3R8) */</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 3/8</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment"></span>        } F3R8;</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;</div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;      } PAGE_3;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;</div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="comment">      /** @brief CAN page 4: Acceptance Filter 4:5 (CAN.PAGE_4) */</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/1 (CAN_F4R1) */</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/1</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="comment"></span>        } F4R1;</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/2 (CAN_F4R2) */</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/2</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="comment"></span>        } F4R2;</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/3 (CAN_F4R3) */</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/3</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment"></span>        } F4R3;</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/4 (CAN_F4R4) */</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/4</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="comment"></span>        } F4R4;</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/5 (CAN_F4R5) */</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/5</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment"></span>        } F4R5;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/6 (CAN_F4R6) */</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/6</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment"></span>        } F4R6;</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/7 (CAN_F4R7) */</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/7</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment"></span>        } F4R7;</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">        /** @brief CAN reception filter 4/8 (CAN_F4R8) */</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 4/8</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="comment"></span>        } F4R8;</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/1 (CAN_F5R1) */</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/1</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="comment"></span>        } F5R1;</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/2 (CAN_F5R2) */</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/2</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment"></span>        } F5R2;</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/3 (CAN_F5R3) */</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/3</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment"></span>        } F5R3;</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/4 (CAN_F5R4) */</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/4</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment"></span>        } F5R4;</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/5 (CAN_F5R5) */</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/5</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="comment"></span>        } F5R5;</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/6 (CAN_F5R6) */</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/6</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment"></span>        } F5R6;</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/7 (CAN_F5R7) */</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/7</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment"></span>        } F5R7;</div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">        /** @brief CAN reception filter 5/8 (CAN_F5R8) */</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN reception filter 5/8</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment"></span>        } F5R8;</div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;      } PAGE_4;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="comment">      /** @brief CAN page 5: Tx Mailbox 2 (CAN.PAGE_5) */</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">        /** @brief CAN message control/status register (CAN_MCSR) */</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXRQ      : 1;    <span class="comment">///&lt; Transmission mailbox request</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ABRQ      : 1;    <span class="comment">///&lt; Abort request for mailbox</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RQCP      : 1;    <span class="comment">///&lt; Request completed</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXOK      : 1;    <span class="comment">///&lt; Transmission OK</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ALST      : 1;    <span class="comment">///&lt; Arbitration lost</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TERR      : 1;    <span class="comment">///&lt; Transmission error</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment"></span>        } MCSR;</div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (CAN_MDLCR) */</span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (CAN_MIDR1) */</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="comment"></span>        } MIDR1;</div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (CAN_MIDR2) */</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;</div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (CAN_MIDR3) */</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (CAN_MIDR4) */</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (CAN_MDAR1) */</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (CAN_MDAR2) */</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (CAN_MDAR3) */</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (CAN_MDAR4) */</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (CAN_MDAR5) */</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (CAN_MDAR6) */</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (CAN_MDAR7) */</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (CAN_MDAR8) */</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; data[7:0]</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (CAN_MTSRL) */</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (CAN_MTSRH) */</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;</div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;      } PAGE_5;</div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;</div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="comment">      /** @brief CAN page 6: Configuration/Diagnostics (CAN.PAGE_6) */</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">        /** @brief CAN error status register (CAN_ESR) */</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EWGF      : 1;    <span class="comment">///&lt; Error warning flag</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EPVF      : 1;    <span class="comment">///&lt; Error passive flag</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BOFF      : 1;    <span class="comment">///&lt; Bus off flag</span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LEC       : 3;    <span class="comment">///&lt; Last error code</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="comment"></span>        } ESR;</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="comment">        /** @brief CAN error interrupt enable register (CAN_EIER) */</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EWGIE     : 1;    <span class="comment">///&lt; Error warning interrupt enable</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EPVIE     : 1;    <span class="comment">///&lt; Error passive  interrupt enable</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BOFIE     : 1;    <span class="comment">///&lt; Bus-Off  interrupt enable</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LECIE     : 1;    <span class="comment">///&lt; Last error code interrupt enable</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 2;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE     : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="comment"></span>        } EIER;</div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment">        /** @brief CAN transmit error counter register (CAN_TECR) */</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEC       : 8;    <span class="comment">///&lt; Transmit error counter</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="comment"></span>        } TECR;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;</div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="comment">        /** @brief CAN receive error counter register (CAN_RECR) */</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REC       : 8;    <span class="comment">///&lt; Receive error counter</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment"></span>        } RECR;</div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment">        /** @brief CAN bit timing register 1 (CAN_BTR1) */</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BRP       : 6;    <span class="comment">///&lt; Baud rate prescaler</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SJW       : 2;    <span class="comment">///&lt; Resynchronization jump width</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment"></span>        } BTR1;</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="comment">        /** @brief CAN bit timing register 2 (CAN_BTR2) */</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BS1       : 4;    <span class="comment">///&lt; Bit segment 1</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BS2       : 3;    <span class="comment">///&lt; Bit segment 2</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved, must be kept cleared</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="comment"></span>        } BTR2;</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="comment">        /** @brief Reserved registers (2B) */</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;        uint8_t         res[2];</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">        /** @brief CAN filter mode register 1 (CAN_FMR1) */</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML0      : 1;    <span class="comment">///&lt; Filter 0 mode low</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH0      : 1;    <span class="comment">///&lt; Filter 0 mode high</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML1      : 1;    <span class="comment">///&lt; Filter 1 mode low</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH1      : 1;    <span class="comment">///&lt; Filter 1 mode high</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML2      : 1;    <span class="comment">///&lt; Filter 2 mode low</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH2      : 1;    <span class="comment">///&lt; Filter 2 mode high</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML3      : 1;    <span class="comment">///&lt; Filter 3 mode low</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH3      : 1;    <span class="comment">///&lt; Filter 3 mode high</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="comment"></span>        } FMR1;</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">        /** @brief CAN filter mode register 2 (CAN_FMR2) */</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML4      : 1;    <span class="comment">///&lt; Filter 4 mode low</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH4      : 1;    <span class="comment">///&lt; Filter 4 mode high</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FML5      : 1;    <span class="comment">///&lt; Filter 5 mode low</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMH5      : 1;    <span class="comment">///&lt; Filter 5 mode high</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment"></span>        } FMR2;</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">        /** @brief CAN filter configuration register 1 (CAN_FCR1) */</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT0     : 1;    <span class="comment">///&lt; Filter 0 active</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC0      : 2;    <span class="comment">///&lt; Filter 0 scale configuration</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT1     : 1;    <span class="comment">///&lt; Filter 1 active</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC1      : 2;    <span class="comment">///&lt; Filter 1 scale configuration</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment"></span>        } FCR1;</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="comment">        /** @brief CAN filter configuration register 2 (CAN_FCR2) */</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT2     : 1;    <span class="comment">///&lt; Filter 2 active</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC2      : 2;    <span class="comment">///&lt; Filter 2 scale configuration</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT3     : 1;    <span class="comment">///&lt; Filter 3 active</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC3      : 2;    <span class="comment">///&lt; Filter 3 scale configuration</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;    <span class="comment">///&lt; Reserve</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment"></span>        } FCR2;</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;</div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="comment">        /** @brief CAN filter configuration register 3 (CAN_FCR3) */</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT4     : 1;    <span class="comment">///&lt; Filter 4 active</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC4      : 2;    <span class="comment">///&lt; Filter 4 scale configuration</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FACT5     : 1;    <span class="comment">///&lt; Filter 5 active</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSC5      : 2;    <span class="comment">///&lt; Filter 5 scale configuration</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res2      : 1;    <span class="comment">///&lt; Reserve</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment"></span>        } FCR3;</div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;</div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="comment">        /** @brief Reserved registers (3B) */</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;        <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         res2[3];</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;      } PAGE_6;</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;</div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="comment">      /** @brief CAN page 7: Receive FIFO (CAN.PAGE_7) */</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment">        /** @brief CAN mailbox filter match index register (CAN_MFMIR) */</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FMI     : 8;    <span class="comment">///&lt; Filter match index</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment"></span>        } MFMIR;</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment">        /** @brief CAN mailbox data length control register (CAN_MDLCR) */</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DLC       : 4;    <span class="comment">///&lt; Data length code</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 3;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TGT       : 1;    <span class="comment">///&lt; Transmit global time</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment"></span>        } MDLCR;</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 1 (CAN_MIDR1)*/</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 5;    <span class="comment">///&lt; STID[10:6] or EXID[28:24]</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTR       : 1;    <span class="comment">///&lt; Remote transmission request</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDE       : 1;    <span class="comment">///&lt; Extended identifier</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment"></span>        } MIDR1;</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;</div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 2 (CAN_MIDR2) */</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 2;    <span class="comment">///&lt; EXID[17:16]</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ID        : 6;    <span class="comment">///&lt; STID[5:0] or EXID[23:18]</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment"></span>        } MIDR2;</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 3 (CAN_MIDR3) */</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[15:8]</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="comment"></span>        } MIDR3;</div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment">        /** @brief CAN mailbox identifier register 4 (CAN_MIDR4) */</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXID      : 8;    <span class="comment">///&lt; EXID[7:0]</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment"></span>        } MIDR4;</div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 1 (CAN_MDAR1) */</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 1</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="comment"></span>        } MDAR1;</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 2 (CAN_MDAR2) */</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 2</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment"></span>        } MDAR2;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 3 (CAN_MDAR3) */</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 3</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="comment"></span>        } MDAR3;</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 4 (CAN_MDAR4) */</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 4</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="comment"></span>        } MDAR4;</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 5 (CAN_MDAR5) */</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 5</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="comment"></span>        } MDAR5;</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;</div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 6 (CAN_MDAR6) */</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 6</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="comment"></span>        } MDAR6;</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 7 (CAN_MDAR7) */</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 7</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment"></span>        } MDAR7;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment">        /** @brief CAN mailbox data register 8 (CAN_MDAR8) */</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA      : 8;    <span class="comment">///&lt; CAN mailbox data register 8</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment"></span>        } MDAR8;</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register low byte (CAN_MTSRL) */</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [7:0]</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="comment"></span>        } MTSRL;</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;</div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment">        /** @brief CAN mailbox time stamp register high byte (CAN_MTSRH) */</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;          <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME      : 8;    <span class="comment">///&lt; Message time stamp [15:8]</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment"></span>        } MTSRH;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;      } PAGE_7;</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;    } Page;</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;  } <a class="code" href="struct_c_a_n__t.html">CAN_t</a>;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;  <span class="comment">/* Pointer to CAN registers */</span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa8e7a69f3c23b92c6590120df9fd2fdc"> 5946</a></span>&#160;<span class="preprocessor">  #define _CAN        _SFR(CAN_t,      CAN_AddressBase)         </span><span class="comment">///&lt; CAN struct/bit access</span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga927206c1dc911bf4d77cb11da3bc0ae3"> 5947</a></span>&#160;<span class="comment"></span>  #define _CAN_MCR    _SFR(uint8_t,    CAN_AddressBase+0x00)    <span class="comment">///&lt; CAN master control register</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga142315729df777a5d61d02fc58e4c1a7"> 5948</a></span>&#160;<span class="comment"></span>  #define _CAN_MSR    _SFR(uint8_t,    CAN_AddressBase+0x01)    <span class="comment">///&lt; CAN master status register</span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac6beae747fdce54fda6d6d1b042fe5cc"> 5949</a></span>&#160;<span class="comment"></span>  #define _CAN_TSR    _SFR(uint8_t,    CAN_AddressBase+0x02)    <span class="comment">///&lt; CAN transmit status register</span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga325c1f3b985952f06d71953ecd42dd4b"> 5950</a></span>&#160;<span class="comment"></span>  #define _CAN_TPR    _SFR(uint8_t,    CAN_AddressBase+0x03)    <span class="comment">///&lt; CAN transmit priority register</span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga163ea9a21aee7b6445964df549f61f05"> 5951</a></span>&#160;<span class="comment"></span>  #define _CAN_RFR    _SFR(uint8_t,    CAN_AddressBase+0x04)    <span class="comment">///&lt; CAN receive FIFO register</span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga63797f4fa4d75c4c24123fbf051f168c"> 5952</a></span>&#160;<span class="comment"></span>  #define _CAN_IER    _SFR(uint8_t,    CAN_AddressBase+0x05)    <span class="comment">///&lt; CAN interrupt enable register</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5112a312322dfe20e3b2689f1c09895f"> 5953</a></span>&#160;<span class="comment"></span>  #define _CAN_DGR    _SFR(uint8_t,    CAN_AddressBase+0x06)    <span class="comment">///&lt; CAN diagnosis register</span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf8c6582f3eeb328030f54f1219c6b4ae"> 5954</a></span>&#160;<span class="comment"></span>  #define _CAN_PSR    _SFR(uint8_t,    CAN_AddressBase+0x07)    <span class="comment">///&lt; CAN page selection for below paged registers</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;  <span class="comment">// CAN page 0,1,5: Tx Mailbox 0,1,2 (via _CAN_PSR)</span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4757edbf12f314114c984b7333f15ba6"> 5957</a></span>&#160;<span class="preprocessor">  #define _CAN_MCSR   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)    </span><span class="comment">///&lt; CAN message control/status register (page 0,1,5)</span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadf5a7605fa3feec3e8ba936249788310"> 5958</a></span>&#160;<span class="comment"></span>  #define _CAN_MDLCR  _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)    <span class="comment">///&lt; CAN mailbox data length control register (page 0,1,5,7)</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac687ca394b950d113c0ace817885a6c9"> 5959</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)    <span class="comment">///&lt; CAN mailbox identifier register 1 (page 0,1,5,7)</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaae522e723d653d2dc50f8e2f44ff8182"> 5960</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)    <span class="comment">///&lt; CAN mailbox identifier register 2 (page 0,1,5,7)</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3556130a05e7a9c72e5a2159ca106ba0"> 5961</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)    <span class="comment">///&lt; CAN mailbox identifier register 3 (page 0,1,5,7)</span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga47ea495049e65fe56f92c9b1ca11e599"> 5962</a></span>&#160;<span class="comment"></span>  #define _CAN_MIDR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)    <span class="comment">///&lt; CAN mailbox identifier register 4 (page 0,1,5,7)</span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab600a4667cb24f4b524c12de1cc5c0b5"> 5963</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)    <span class="comment">///&lt; CAN mailbox data register 1 (page 0,1,5,7) */</span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae403440923b5d6ef27a16bf0fdc8f80d"> 5964</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)    <span class="comment">///&lt; CAN mailbox data register 2 (page 0,1,5,7) */</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad890093eae7513f5e94d6ba69ec139f2"> 5965</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)    <span class="comment">///&lt; CAN mailbox data register 3 (page 0,1,5,7) */</span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga165aafbcf04f909a4266feae29b2b9f7"> 5966</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)    <span class="comment">///&lt; CAN mailbox data register 4 (page 0,1,5,7) */</span></div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a4d7a2ec549f8e49293d712536874a2"> 5967</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR5  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)    <span class="comment">///&lt; CAN mailbox data register 5 (page 0,1,5,7) */</span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9ba20c61893914492ec0a18125b8f951"> 5968</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR6  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)    <span class="comment">///&lt; CAN mailbox data register 6 (page 0,1,5,7) */</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga09fcfaf6030101477ddd93ffc3de7d25"> 5969</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR7  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)    <span class="comment">///&lt; CAN mailbox data register 7 (page 0,1,5,7) */</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4dcc9d3d53954db9d8662c31e4399d7e"> 5970</a></span>&#160;<span class="comment"></span>  #define _CAN_MDAR8  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)    <span class="comment">///&lt; CAN mailbox data register 8 (page 0,1,5,7) */</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga823e4272f2a6e8168da757ad4af73844"> 5971</a></span>&#160;<span class="comment"></span>  #define _CAN_MTSRL  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)    <span class="comment">///&lt; CAN mailbox time stamp register low byte (page 0,1,5,7) */</span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga14183515810339149e57442192355705"> 5972</a></span>&#160;<span class="comment"></span>  #define _CAN_MTSRH  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)    <span class="comment">///&lt; CAN mailbox time stamp register high byte (page 0,1,5,7) */</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;  <span class="comment">// CAN page 1: Tx Mailbox 1 (via _CAN_PSR). Already defined for page 0</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;</div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;  <span class="comment">// CAN page 2: Acceptance Filter 0:1 (via _CAN_PSR)</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac69f7a5c327d7eb9d03de6c1a84d31e5"> 5977</a></span>&#160;<span class="preprocessor">  #define _CAN_F0R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)    </span><span class="comment">///&lt; CAN acceptance filter 0/1 (page 2)</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaef5521f0413efd1c7219ac399d33762c"> 5978</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)    <span class="comment">///&lt; CAN acceptance filter 0/2 (page 2)</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c3abaef416259ccfabd18a036984162"> 5979</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)    <span class="comment">///&lt; CAN acceptance filter 0/3 (page 2)</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72d79b985b994c9a3e572db9417e9fcb"> 5980</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)    <span class="comment">///&lt; CAN acceptance filter 0/4 (page 2)</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72e5abcf2eabab8254a9325ac0b72f35"> 5981</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)    <span class="comment">///&lt; CAN acceptance filter 0/5 (page 2)</span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab974d85444d38cf825f4353c47b388a0"> 5982</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)    <span class="comment">///&lt; CAN acceptance filter 0/6 (page 2)</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed751845813bb1cedc3670a1487ea7fb"> 5983</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)    <span class="comment">///&lt; CAN acceptance filter 0/7 (page 2)</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6ec086ae5b9cb592b7957a5a62fae48b"> 5984</a></span>&#160;<span class="comment"></span>  #define _CAN_F0R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)    <span class="comment">///&lt; CAN acceptance filter 0/8 (page 2)</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gafbe28ff0b3e7b680fa286f4a9101cc15"> 5985</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)    <span class="comment">///&lt; CAN acceptance filter 1/1 (page 2)</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga670312f3f059c6cf4d3ab9c847a45a05"> 5986</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)    <span class="comment">///&lt; CAN acceptance filter 1/2 (page 2)</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa5cf944b55c399362aa66fc469e9a1fa"> 5987</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)    <span class="comment">///&lt; CAN acceptance filter 1/3 (page 2)</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga869b603070463e2ce3ecca9b49bc64d0"> 5988</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)    <span class="comment">///&lt; CAN acceptance filter 1/4 (page 2)</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga18f23e4d17d6c01065faa97cbefccd01"> 5989</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)    <span class="comment">///&lt; CAN acceptance filter 1/5 (page 2)</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8b100220b9ee5f051593c3050f76c799"> 5990</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)    <span class="comment">///&lt; CAN acceptance filter 1/6 (page 2)</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac9a0a022d7d3d96ebb3fee4c97a50c0e"> 5991</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)    <span class="comment">///&lt; CAN acceptance filter 1/7 (page 2)</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7a9cab85034ce71799de471a9406587c"> 5992</a></span>&#160;<span class="comment"></span>  #define _CAN_F1R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)    <span class="comment">///&lt; CAN acceptance filter 1/8 (page 2)</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;  <span class="comment">// CAN page 3: Acceptance Filter 2:3 (via _CAN_PSR)</span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5e02a57782de021926abb3404d8e6b5d"> 5995</a></span>&#160;<span class="preprocessor">  #define _CAN_F2R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)    </span><span class="comment">///&lt; CAN acceptance filter 2/1 (page 3)</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabdc51817378699d0d73776dfe7b0adda"> 5996</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)    <span class="comment">///&lt; CAN acceptance filter 2/2 (page 3)</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa382d806e638dcf4f94d14199a6731af"> 5997</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)    <span class="comment">///&lt; CAN acceptance filter 2/3 (page 3)</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac8603613ac6a04da97382f7286c9e07a"> 5998</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)    <span class="comment">///&lt; CAN acceptance filter 2/4 (page 3)</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa6d0c8fe5f568fcc31038b8013cc931f"> 5999</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)    <span class="comment">///&lt; CAN acceptance filter 2/5 (page 3)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac21647374d790fc42799e3e4bce68098"> 6000</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)    <span class="comment">///&lt; CAN acceptance filter 2/6 (page 3)</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2d5b44c0100051204b3d2e9ce0c5f2dd"> 6001</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)    <span class="comment">///&lt; CAN acceptance filter 2/7 (page 3)</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga705ed99e9ff47e6a289a80120d2514e3"> 6002</a></span>&#160;<span class="comment"></span>  #define _CAN_F2R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)    <span class="comment">///&lt; CAN acceptance filter 2/8 (page 3)</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadbbc03c8f1a380e6a700575e8abcb4bc"> 6003</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)    <span class="comment">///&lt; CAN acceptance filter 3/1 (page 3)</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga771373ea92e914ad0defa665188e4c59"> 6004</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)    <span class="comment">///&lt; CAN acceptance filter 3/2 (page 3)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaec43526eab3d4a2c66463f2c0b885a6a"> 6005</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)    <span class="comment">///&lt; CAN acceptance filter 3/3 (page 3)</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5d6e0c4623bafb74610d464ce3c3749a"> 6006</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)    <span class="comment">///&lt; CAN acceptance filter 3/4 (page 3)</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacf251a5b8754dff417c776c136de8242"> 6007</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)    <span class="comment">///&lt; CAN acceptance filter 3/5 (page 3)</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga187167359aeef5c8a5300b93029e7f6a"> 6008</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)    <span class="comment">///&lt; CAN acceptance filter 3/6 (page 3)</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaad0d2b707a6cd2fbd39a4abf0cb89694"> 6009</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)    <span class="comment">///&lt; CAN acceptance filter 3/7 (page 3)</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga46a6a1044a29b182f641ab20a4bd4438"> 6010</a></span>&#160;<span class="comment"></span>  #define _CAN_F3R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)    <span class="comment">///&lt; CAN acceptance filter 3/8 (page 3)</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;  <span class="comment">// CAN page 4: Acceptance Filter 4:5 (via _CAN_PSR)</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga13a8e74fb47399e6b397daca75d8907e"> 6013</a></span>&#160;<span class="preprocessor">  #define _CAN_F4R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)    </span><span class="comment">///&lt; CAN acceptance filter 4/1 (page 4)</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga254b013e0f311eaf3fab71cf823f9c38"> 6014</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)    <span class="comment">///&lt; CAN acceptance filter 4/2 (page 4)</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad8f2402dca1c6d446caf067c742c4839"> 6015</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)    <span class="comment">///&lt; CAN acceptance filter 4/3 (page 4)</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2f74b112e311e323f26bfcaeda65a75f"> 6016</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)    <span class="comment">///&lt; CAN acceptance filter 4/4 (page 4)</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6121ea942c99c871e8e1057bbd8da877"> 6017</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)    <span class="comment">///&lt; CAN acceptance filter 4/5 (page 4)</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga655fb1f7b371ebb3d37eec444be4d82e"> 6018</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)    <span class="comment">///&lt; CAN acceptance filter 4/6 (page 4)</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1615f1b248a2c4bf188ca439744c5454"> 6019</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)    <span class="comment">///&lt; CAN acceptance filter 4/7 (page 4)</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4b1f12894c611194221ea3d5029d1d4c"> 6020</a></span>&#160;<span class="comment"></span>  #define _CAN_F4R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)    <span class="comment">///&lt; CAN acceptance filter 4/8 (page 4)</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c14b5721ff5a47550121653edec66bd"> 6021</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)    <span class="comment">///&lt; CAN acceptance filter 5/1 (page 4)</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf3b2571a369f3afc6b88e9a275bcd9a6"> 6022</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)    <span class="comment">///&lt; CAN acceptance filter 5/2 (page 4)</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7508533df9b9cce86f33b298f8210d84"> 6023</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)    <span class="comment">///&lt; CAN acceptance filter 5/3 (page 4)</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad500385a7802705e8186d8376b1046ad"> 6024</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R4   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)    <span class="comment">///&lt; CAN acceptance filter 5/4 (page 4)</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3e4ee7ada2e5c5f6ab27407cff65cd55"> 6025</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R5   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)    <span class="comment">///&lt; CAN acceptance filter 5/5 (page 4)</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9dec675b88f2a9ed57e0260540fef420"> 6026</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R6   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)    <span class="comment">///&lt; CAN acceptance filter 5/6 (page 4)</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0646c874422974716b45b3d8922f3be7"> 6027</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R7   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0E)    <span class="comment">///&lt; CAN acceptance filter 5/7 (page 4)</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad3a8139a68962d64fa82047ffb99952d"> 6028</a></span>&#160;<span class="comment"></span>  #define _CAN_F5R8   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0F)    <span class="comment">///&lt; CAN acceptance filter 5/8 (page 4)</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;  <span class="comment">// CAN page 5: Tx Mailbox 2 (via _CAN_PSR). Already defined for page 0</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;  <span class="comment">// CAN page 6: Configuration/Diagnostics (via _CAN_PSR)</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae46881947a8c7eed2e7fcc86605fb66c"> 6033</a></span>&#160;<span class="preprocessor">  #define _CAN_ESR    _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)    </span><span class="comment">///&lt; CAN error status register (page 6)</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabcf7ab28303fe6d515733dd0794d0be4"> 6034</a></span>&#160;<span class="comment"></span>  #define _CAN_EIER   _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)    <span class="comment">///&lt; CAN error interrupt enable register (page 6)</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac1f674f3621bf85216eeba6134ee9342"> 6035</a></span>&#160;<span class="comment"></span>  #define _CAN_TECR   _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)    <span class="comment">///&lt; CAN transmit error counter register (page 6)</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga83325f1043f313da4c31ebe7e1bb8934"> 6036</a></span>&#160;<span class="comment"></span>  #define _CAN_RECR   _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)    <span class="comment">///&lt; CAN receive error counter register (page 6)</span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7d810e4a4daa986594d462fa1f78972b"> 6037</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)    <span class="comment">///&lt; CAN bit timing register 1 (page 6)</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8a837665ae702596d096a0f282f95011"> 6038</a></span>&#160;<span class="comment"></span>  #define _CAN_BTR2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)    <span class="comment">///&lt; CAN bit timing register 2 (page 6)</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="comment"></span>  // reserved 2B</div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga338436f475907fa7704d4c2d543779ab"> 6040</a></span>&#160;<span class="preprocessor">  #define _CAN_FMR1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)    </span><span class="comment">///&lt; CAN filter mode register 1 (page 6)</span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7db93982f8f51f04b4757a712a627e79"> 6041</a></span>&#160;<span class="comment"></span>  #define _CAN_FMR2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)    <span class="comment">///&lt; CAN filter mode register 2 (page 6)</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga14e1420162e9c3e2207345dd3d5c7bf1"> 6042</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR1   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)    <span class="comment">///&lt; CAN filter configuration register 1 (page 6)</span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf79c5d6b15faea51ce449db5bf47f835"> 6043</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR2   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)    <span class="comment">///&lt; CAN filter configuration register 2 (page 6)</span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23b6cbafddebbdaf43b25cee6fa88021"> 6044</a></span>&#160;<span class="comment"></span>  #define _CAN_FCR3   _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)    <span class="comment">///&lt; CAN filter configuration register 3 (page 6)</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment"></span>  // reserved 3B</div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;</div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;  <span class="comment">// CAN page 7: Receive FIFO (via _CAN_PSR)</span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3132afb05600c724ead2c709f1d24fb1"> 6048</a></span>&#160;<span class="preprocessor">  #define _CAN_MFMIR  _SFR(uint8_t,    CAN_AddressBase+0x08+0x00)    </span><span class="comment">///&lt; CAN mailbox filter match index register (page 7)</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="comment"></span>  //#define _CAN_MDLCR  _SFR(uint8_t,    CAN_AddressBase+0x08+0x01)    <span class="comment">///&lt; CAN mailbox data length control register (page 0,1,5,7)</span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x02)    <span class="comment">///&lt; CAN mailbox identifier register 1 (page 0,1,5,7)</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x03)    <span class="comment">///&lt; CAN mailbox identifier register 2 (page 0,1,5,7)</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x04)    <span class="comment">///&lt; CAN mailbox identifier register 3 (page 0,1,5,7)</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment"></span>  //#define _CAN_MIDR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x05)    <span class="comment">///&lt; CAN mailbox identifier register 4 (page 0,1,5,7)</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR1  _SFR(uint8_t,    CAN_AddressBase+0x08+0x06)    <span class="comment">///&lt; CAN mailbox data register 1 (page 0,1,5,7)</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR2  _SFR(uint8_t,    CAN_AddressBase+0x08+0x07)    <span class="comment">///&lt; CAN mailbox data register 2 (page 0,1,5,7)</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR3  _SFR(uint8_t,    CAN_AddressBase+0x08+0x08)    <span class="comment">///&lt; CAN mailbox data register 3 (page 0,1,5,7)</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR4  _SFR(uint8_t,    CAN_AddressBase+0x08+0x09)    <span class="comment">///&lt; CAN mailbox data register 4 (page 0,1,5,7)</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR5  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0A)    <span class="comment">///&lt; CAN mailbox data register 5 (page 0,1,5,7)</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR6  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0B)    <span class="comment">///&lt; CAN mailbox data register 6 (page 0,1,5,7)</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR7  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0C)    <span class="comment">///&lt; CAN mailbox data register 7 (page 0,1,5,7)</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment"></span>  //#define _CAN_MDAR8  _SFR(uint8_t,    CAN_AddressBase+0x08+0x0D)    <span class="comment">///&lt; CAN mailbox data register 8 (page 0,1,5,7)</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment"></span>  //#define _CAN_MTSRL  _SFR(uint8_t,    CAN_AddressBase+0x0A+0x0E)    <span class="comment">///&lt; CAN mailbox time stamp register low byte (page 0,1,5,7) */</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment"></span>  //#define _CAN_MTSRH  _SFR(uint8_t,    CAN_AddressBase+0x0A+0x0F)    <span class="comment">///&lt; CAN mailbox time stamp register high byte (page 0,1,5,7) */</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;  <span class="comment">/* CAN Module Reset Values */</span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa64d6b997cc7c6b0c1e835298bf89671"> 6066</a></span>&#160;<span class="preprocessor">  #define  _CAN_MCR_RESET_VALUE        ((uint8_t) 0x02)          </span><span class="comment">///&lt; CAN master control register reset value</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf5df5a12f55bdd3a569b3e8ed94ec316"> 6067</a></span>&#160;<span class="comment"></span>  #define  _CAN_MSR_RESET_VALUE        ((uint8_t) 0x02)          <span class="comment">///&lt; CAN master status register reset value</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8a6f2c05606452be9f4c260c4c559c3e"> 6068</a></span>&#160;<span class="comment"></span>  #define  _CAN_TSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN transmit status register reset value</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab96298a2862437207c17845344db4ae7"> 6069</a></span>&#160;<span class="comment"></span>  #define  _CAN_TPR_RESET_VALUE        ((uint8_t) 0x0C)          <span class="comment">///&lt; CAN transmit priority register reset value</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad2eedd9838c4c3f54d9d5f87ec2bcbe3"> 6070</a></span>&#160;<span class="comment"></span>  #define  _CAN_RFR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN receive FIFO register reset value</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab98ab6a549108e4e32729177914a5123"> 6071</a></span>&#160;<span class="comment"></span>  #define  _CAN_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN interrupt enable register reset value</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad65ee0ede5a839707df0aade2c7113a9"> 6072</a></span>&#160;<span class="comment"></span>  #define  _CAN_DGR_RESET_VALUE        ((uint8_t) 0x0C)          <span class="comment">///&lt; CAN diagnosis register reset value</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacdf4e24032066ca3c121243f54fd98a2"> 6073</a></span>&#160;<span class="comment"></span>  #define  _CAN_PSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN page selection reset value</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5f9d7ab71627ed10d4f062071d8a134e"> 6075</a></span>&#160;<span class="preprocessor">  #define  _CAN_MCSR_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; CAN message control/status register (page 0,1,5) reset value</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab5c486651b804d1d7c55b68d97d9dfb0"> 6076</a></span>&#160;<span class="comment"></span>  #define  _CAN_MDLCR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; CAN mailbox data length control register (page 0,1,5,7) reset value</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga29e75c1a957ccb64f506877cdb7e003d"> 6077</a></span>&#160;<span class="comment"></span>  #define  _CAN_ESR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN error status register (page 6) reset value</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga197feb4c18edc1cb59577a42462828d2"> 6078</a></span>&#160;<span class="comment"></span>  #define  _CAN_EIER_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN error interrupt enable register (page 6) reset value</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3b477190d84487f027ab480aacf67395"> 6079</a></span>&#160;<span class="comment"></span>  #define  _CAN_TECR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN transmit error counter register (page 6) reset value</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf90cf7a7849db484d948168c78517732"> 6080</a></span>&#160;<span class="comment"></span>  #define  _CAN_RECR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN receive error counter register (page 6) reset value</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad8222d3c14c9b734c37909faeb1a3b10"> 6081</a></span>&#160;<span class="comment"></span>  #define  _CAN_BTR1_RESET_VALUE       ((uint8_t) 0x40)          <span class="comment">///&lt; CAN bit timing register 1 (page 6) reset value</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf82a6acfa84f976422d2d47b6ddd5280"> 6082</a></span>&#160;<span class="comment"></span>  #define  _CAN_BTR2_RESET_VALUE       ((uint8_t) 0x23)          <span class="comment">///&lt; CAN bit timing register 2 (page 6) reset value</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d3b654247595e6a7274d63f67af0824"> 6083</a></span>&#160;<span class="comment"></span>  #define  _CAN_FMR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN filter mode register 1 (page 6) reset value</span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c34b2e3e79453d1b1ac73f1e57c35b5"> 6084</a></span>&#160;<span class="comment"></span>  #define  _CAN_FMR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; CAN filter mode register 2 (page 6) reset value</span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf7a4477f1b53793749106c9723cfe550"> 6085</a></span>&#160;<span class="comment"></span>  #define  _CAN_FCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; CAN filter configuration register reset value</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7dd7fa0d3e83aae486b46702f723f158"> 6086</a></span>&#160;<span class="comment"></span>  #define  _CAN_MFMIR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; CAN mailbox filter match index register reset value</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;  <span class="comment">/* CAN master control register (CAN_MCR) */</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac098ec27b17f82463e0f79d26d3993fc"> 6089</a></span>&#160;<span class="preprocessor">  #define _CAN_INRQ               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Channel Initialization Request [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga88d34a20274858d81eaf6902c7956405"> 6090</a></span>&#160;<span class="comment"></span>  #define _CAN_SLEEP              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Channel Sleep Mode Request [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad44e1b99eda13a45f89fd7029d99c177"> 6091</a></span>&#160;<span class="comment"></span>  #define _CAN_TXFP               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Channel Transmit FIFO Priority [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga23eb826bc0c54b18b352c305843fc43d"> 6092</a></span>&#160;<span class="comment"></span>  #define _CAN_RFLM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Channel Receive FIFO Locked Mode [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1bd55806bc314adf9454c7baacdd66bb"> 6093</a></span>&#160;<span class="comment"></span>  #define _CAN_NART               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Channel No Automatic Retransmission [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga72d407e94e447924c6fe8347815b2255"> 6094</a></span>&#160;<span class="comment"></span>  #define _CAN_AWUM               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Channel Automatic Wakeup Mode [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae5fffe308a91a99067ab15f054b6ba4f"> 6095</a></span>&#160;<span class="comment"></span>  #define _CAN_ABOM               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Channel Automatic Bus-Off Management [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaeff3cfb03edd8661dd066ddb21eec8b"> 6096</a></span>&#160;<span class="comment"></span>  #define _CAN_TTCM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; CAN Channel Time Triggered Communication Mode [0] (in _CAN_MCR)</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;  <span class="comment">/* CAN master status register (CAN_MSR) */</span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga20f9b2cf7a2708a9465effd70fdebcb4"> 6099</a></span>&#160;<span class="preprocessor">  #define _CAN_INAK               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Initialization Acknowledge [0] (in _CAN_MSR)</span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa1f7ee0acfa321b240894df2882fd038"> 6100</a></span>&#160;<span class="comment"></span>  #define _CAN_SLAK               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Sleep Acknowledge [0] (in _CAN_MSR)</span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf4a42ffb566690d1b8addf360e6a45ac"> 6101</a></span>&#160;<span class="comment"></span>  #define _CAN_ERRI               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Error Interrupt [0] (in _CAN_MSR)</span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad6e00e7ec64f3127047edd45c02108c8"> 6102</a></span>&#160;<span class="comment"></span>  #define _CAN_WKUI               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Wakeup Interrupt [0] (in _CAN_MSR)</span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac032b1a4c04aaabe3ca350bc93e9775d"> 6103</a></span>&#160;<span class="comment"></span>  #define _CAN_TX                 ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Transmit [0] (in _CAN_MSR)</span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa5c772291574b47f35012505a10679d4"> 6104</a></span>&#160;<span class="comment"></span>  #define _CAN_RX                 ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Receive [0] (in _CAN_MSR)</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;  <span class="comment">/* CAN transmit status register (CAN_TSR) */</span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae08a701af4c2bbc6ef00f0c4fccdb310"> 6108</a></span>&#160;<span class="preprocessor">  #define _CAN_RQCP0              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Request Completed for Mailbox 0 [0] (in _CAN_TSR)</span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae0c53b1632f4e9d9e8f48511a9709b12"> 6109</a></span>&#160;<span class="comment"></span>  #define _CAN_RQCP1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Request Completed for Mailbox 1 [0] (in _CAN_TSR)</span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa085fec9f54574f152f5e89e97352603"> 6110</a></span>&#160;<span class="comment"></span>  #define _CAN_RQCP2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Request Completed for Mailbox 2 [0] (in _CAN_TSR)</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga44f8b5ac394868205e38a16aa9b75f21"> 6112</a></span>&#160;<span class="preprocessor">  #define _CAN_TXOK0              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; CAN Transmission ok for Mailbox 0 [0] (in _CAN_TSR)</span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5c2b314e202178d41b3c360ebfc4bc71"> 6113</a></span>&#160;<span class="comment"></span>  #define _CAN_TXOK1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Transmission ok for Mailbox 1 [0] (in _CAN_TSR)</span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07454fb81e1294a6acd10ee8208f4369"> 6114</a></span>&#160;<span class="comment"></span>  #define _CAN_TXOK2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Transmission ok for Mailbox 2 [0] (in _CAN_TSR)</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;</div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;  <span class="comment">/* CAN transmit priority register (CAN_TPR) */</span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9882a06e8df1ff25d6e036122baceec7"> 6118</a></span>&#160;<span class="preprocessor">  #define _CAN_CODE              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Mailbox Code [1:0] (in _CAN_TPR)</span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga27cdda9151db2b5cb7174025421cce40"> 6119</a></span>&#160;<span class="comment"></span>  #define _CAN_CODE0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CAN Mailbox Code [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf953c56ca9b6fb85a5e2b782668a51a8"> 6120</a></span>&#160;<span class="comment"></span>  #define _CAN_CODE1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Mailbox Code [1] (in _CAN_TPR)</span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1723c32b8f4ed3a7c74fd77c9b70faa3"> 6121</a></span>&#160;<span class="comment"></span>  #define _CAN_TME0              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Transmit Mailbox 0 Empty [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga34c19bb767f3ed93c6968c51cb78855b"> 6122</a></span>&#160;<span class="comment"></span>  #define _CAN_TME1              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Transmit Mailbox 1 Empty [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4af5373970564b15ee63ba3565585a58"> 6123</a></span>&#160;<span class="comment"></span>  #define _CAN_TME2              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Transmit Mailbox 2 Empty [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga45542b081ffc1672a61cb4336859fc75"> 6124</a></span>&#160;<span class="comment"></span>  #define _CAN_LOW0              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Lowest Priority Flag for Mailbox 0 [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga35218d78ae0181ea5f9c4445c47d8642"> 6125</a></span>&#160;<span class="comment"></span>  #define _CAN_LOW1              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Lowest Priority Flag for Mailbox 1 [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac4bbd99122d71553448b395bfd670418"> 6126</a></span>&#160;<span class="comment"></span>  #define _CAN_LOW2              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; CAN Lowest Priority Flag for Mailbox 2 [0] (in _CAN_TPR)</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;  <span class="comment">/* CAN receive FIFO register (CAN_RFR) */</span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5451a344770f8f3a3d5974b8f12df24a"> 6129</a></span>&#160;<span class="preprocessor">  #define _CAN_FMP               ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN FIFO Message Pending [1:0] (in _CAN_RFR)</span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5bab5aafee22508ceee77c12181b8592"> 6130</a></span>&#160;<span class="comment"></span>  #define _CAN_FMP0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CAN FIFO Message Pending [0] (in _CAN_RFR)</span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cf99c8cc4b8febc2793c7e6c10de48b"> 6131</a></span>&#160;<span class="comment"></span>  #define _CAN_FMP1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN FIFO Message Pending [1] (in _CAN_RFR)</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2f4528234a24a5ce5c98ab0c1e711fde"> 6133</a></span>&#160;<span class="preprocessor">  #define _CAN_FULL              ((uint8_t) (0x01 &lt;&lt; 3))        </span><span class="comment">///&lt; CAN FIFO Full [0] (in _CAN_RFR)</span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga77d2afaab72d3cd64572561afd0be0e3"> 6134</a></span>&#160;<span class="comment"></span>  #define _CAN_FOVR              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN FIFO Overrun [0] (in _CAN_RFR)</span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaca2381425f3ec58b45f346c7e81c84b"> 6135</a></span>&#160;<span class="comment"></span>  #define _CAN_RFOM              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Release FIFO Output Mailbox [0] (in _CAN_RFR)</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;  <span class="comment">/* CAN interrupt enable register (CAN_IER) */</span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabb790cfea1b0fdf54202a832370a52a4"> 6139</a></span>&#160;<span class="preprocessor">  #define _CAN_TMEIE             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Transmit Mailbox Empty Interrupt Enable [0] (in _CAN_IER)</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4f1d94b505c867e8e678efef681718e8"> 6140</a></span>&#160;<span class="comment"></span>  #define _CAN_FMPIE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN FIFO Message Pending Interrupt Enable [0] (in _CAN_IER)</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9067681a9a809f808f3a0fced0d79c01"> 6141</a></span>&#160;<span class="comment"></span>  #define _CAN_FFIE              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN FIFO Full Interrupt Enable [0] (in _CAN_IER)</span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cbeb43d75eac51df060f874722d02d1"> 6142</a></span>&#160;<span class="comment"></span>  #define _CAN_FOVIE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN FIFO Overrun Interrupt Enable [0] (in _CAN_IER)</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf3f1c5acb32d2009681d09ccb707153b"> 6144</a></span>&#160;<span class="preprocessor">  #define _CAN_WKUIE             ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; CAN Wakeup Interrupt Enable [0] (in _CAN_IER)</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;  <span class="comment">/* CAN diagnosis register (CAN_DGR) */</span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab15344ccde4003c2a88d62c37cd48483"> 6147</a></span>&#160;<span class="preprocessor">  #define _CAN_LBKM              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Loop back mode [0] (in _CAN_DGR)</span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga482e15a271de0af27db2789cf87a46d7"> 6148</a></span>&#160;<span class="comment"></span>  #define _CAN_SILM              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Silent mode [0] (in _CAN_DGR)</span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga60783119f3f8da93effb2ca987cb927e"> 6149</a></span>&#160;<span class="comment"></span>  #define _CAN_SAMP              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Last sample point [0] (in _CAN_DGR)</span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7e9a1d97443eb20f608961000a4b8bdf"> 6150</a></span>&#160;<span class="comment"></span>  #define _CAN_RXS               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Rx Signal (=pin status) [0] (in _CAN_DGR)</span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5460a42972e495293d2b6ea1da2a2506"> 6151</a></span>&#160;<span class="comment"></span>  #define _CAN_TXM2E             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN TX Mailbox 2 enable [0] (in _CAN_DGR)</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;</div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  <span class="comment">/* CAN page selection register for paged registers (CAN_PSR) */</span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2da9d8a70d08e7f496e667b581ebac97"> 6155</a></span>&#160;<span class="preprocessor">  #define _CAN_PS                ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Page select [2:0] (in _CAN_PSR)</span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2a38d01cb6ac36320d5b22f48e88f1f3"> 6156</a></span>&#160;<span class="comment"></span>  #define _CAN_PS0               ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CAN Page select [0] (in _CAN_PSR)</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7fbd474474b8c69a09c5bea0e4166696"> 6157</a></span>&#160;<span class="comment"></span>  #define _CAN_PS1               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Page select [1] (in _CAN_PSR)</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga95e4177a40b9aebd0ad19fba6c4955be"> 6158</a></span>&#160;<span class="comment"></span>  #define _CAN_PS2               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Page select [2] (in _CAN_PSR)</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;  <span class="comment">/* CAN message control/status register (CAN_MCSR, page 0,1,5) */</span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga980a8260bbe5cb35ff65cb189b94e1df"> 6162</a></span>&#160;<span class="preprocessor">  #define _CAN_TXRQ              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Transmission mailbox request [0] (in _CAN_MCSR, page 0,1,5)</span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga57b040730f346a9885bd7fa8c640d69c"> 6163</a></span>&#160;<span class="comment"></span>  #define _CAN_ABRQ              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Abort request for mailbox [0] (in _CAN_MCSR, page 0,1,5)</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga396745e5c20e38e4042f5b795b91dc4c"> 6164</a></span>&#160;<span class="comment"></span>  #define _CAN_RQCP              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Request completed [0] (in _CAN_MCSR, page 0,1,5)</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga003ebcf777c4983c5bc6f1d0624e5f59"> 6165</a></span>&#160;<span class="comment"></span>  #define _CAN_TXOK              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Transmission OK [0] (in _CAN_MCSR, page 0,1,5)</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga202490132b858bce8bff46aeb7540f7a"> 6166</a></span>&#160;<span class="comment"></span>  #define _CAN_ALST              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Arbitration lost [0] (in _CAN_MCSR, page 0,1,5)</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1f351db7a3702d9814d57c68b0fd1676"> 6167</a></span>&#160;<span class="comment"></span>  #define _CAN_TERR              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Transmission error [0] (in _CAN_MCSR, page 0,1,5)</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;  <span class="comment">/* CAN mailbox data length control register (CAN_MDLCR, page 0,1,5,7) */</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga773ba23a6d5b8d1d253da8cc19702248"> 6171</a></span>&#160;<span class="preprocessor">  #define _CAN_DLC               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Data length code [3:0] (in _CAN_MDLCR, page 0,1,5,7)</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga284e37fa91d0046d3698d06b4689a80f"> 6172</a></span>&#160;<span class="comment"></span>  #define _CAN_DLC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CAN Data length code [0] (in _CAN_MDLCR, page 0,1,5,7)</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga953dbb4bb6a3c7c86a82fae62fa2dbe3"> 6173</a></span>&#160;<span class="comment"></span>  #define _CAN_DLC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Data length code [1] (in _CAN_MDLCR, page 0,1,5,7)</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga27a5a889f4b3882880e92cc0c5d48557"> 6174</a></span>&#160;<span class="comment"></span>  #define _CAN_DLC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Data length code [2] (in _CAN_MDLCR, page 0,1,5,7)</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7f42e3c6d64d2558efa761958cc5f8c7"> 6175</a></span>&#160;<span class="comment"></span>  #define _CAN_DLC3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Data length code [3] (in _CAN_MDLCR, page 0,1,5,7)</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac5c7cb5dccc1171dae1b8769cc88cba2"> 6177</a></span>&#160;<span class="preprocessor">  #define _CAN_TGT               ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; CAN Transmit global time [0] (in _CAN_MDLCR, page 0,1,5,7)</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;  <span class="comment">/* CAN mailbox identifier register 1 (CAN_MIDR1, page 0,1,5) */</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;  <span class="comment">// skip ID [4:0], as it depends on addressing mode</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97b47aa69eeed63d2adc50940a0eddf2"> 6181</a></span>&#160;<span class="preprocessor">  #define _CAN_RTR               ((uint8_t) (0x01 &lt;&lt; 5))        </span><span class="comment">///&lt; CAN Remote transmission request [0] (in _CAN_MIDR1, page 0,1,5)</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga00bfc339e92ca72c93d9471eb739fa15"> 6182</a></span>&#160;<span class="comment"></span>  #define _CAN_IDE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Extended identifier [0] (in _CAN_MIDR1, page 0,1,5)</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;</div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;  <span class="comment">/* CAN error status register (CAN_ESR, page 6) */</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga99e7225b46f3f99325392a1c5edefe53"> 6186</a></span>&#160;<span class="preprocessor">  #define _CAN_EWGF              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Error warning flag [0] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaddb1cdd526550192f4d088b6825b327"> 6187</a></span>&#160;<span class="comment"></span>  #define _CAN_EPVF              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Error passive flag [0] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa881f2d87fa91d92d1df9a0a0837bc90"> 6188</a></span>&#160;<span class="comment"></span>  #define _CAN_BOFF              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Bus off flag [0] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa433901108ebe070321aaf6843cb8ada"> 6190</a></span>&#160;<span class="preprocessor">  #define _CAN_LEC               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; CAN Last error code [2:0] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab4958b23a48ec2ad0eea24241953580c"> 6191</a></span>&#160;<span class="comment"></span>  #define _CAN_LEC0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Last error code [0] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga090ab81de39a1f461e87adae61aeb7e0"> 6192</a></span>&#160;<span class="comment"></span>  #define _CAN_LEC1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Last error code [1] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2fe043d9e85e203cf9a0be500e36afd0"> 6193</a></span>&#160;<span class="comment"></span>  #define _CAN_LEC2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Last error code [3] (in _CAN_ESR, page 6)</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;  <span class="comment">/* CAN error interrupt enable register (CAN_EIER, page 6) */</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5ecce24058b1dff83ece249006f03717"> 6197</a></span>&#160;<span class="preprocessor">  #define _CAN_EWGIE             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Error warning interrupt enable [0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga947ebc0e31158366df563d813a932550"> 6198</a></span>&#160;<span class="comment"></span>  #define _CAN_EPVIE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Error passive  interrupt enable [0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga46398697ef17414d590a71a953e83453"> 6199</a></span>&#160;<span class="comment"></span>  #define _CAN_BOFIE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Bus-Off  interrupt enable [0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaca59e1161127546486edc71519ebc10c"> 6201</a></span>&#160;<span class="preprocessor">  #define _CAN_LECIE             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; CAN Last error code interrupt enable [0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment"></span>  // reserved [6:5]</div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaa739a960ebc69025e1ef9322962cffd"> 6203</a></span>&#160;<span class="preprocessor">  #define _CAN_ERRIE             ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; CAN Error interrupt enable [0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;  <span class="comment">/* CAN bit timing register 1 (CAN_BTR1, page 6) */</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad6cc03e48b00d97c3254920d412d7686"> 6207</a></span>&#160;<span class="preprocessor">  #define _CAN_BRP               ((uint8_t) (0x3F &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Baud rate prescaler [5:0] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6a168f543b15903abc129e58218bfb5c"> 6208</a></span>&#160;<span class="comment"></span>  #define _CAN_BRP0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CAN Baud rate prescaler [0] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8649f461075bc84f046a34fed7beefbf"> 6209</a></span>&#160;<span class="comment"></span>  #define _CAN_BRP1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Baud rate prescaler [1] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga32c6fd2a451c5efcd1c6a94c9908126b"> 6210</a></span>&#160;<span class="comment"></span>  #define _CAN_BRP2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Baud rate prescaler [2] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga478c92bf9684e966329f4306ebd3e19f"> 6211</a></span>&#160;<span class="comment"></span>  #define _CAN_BRP3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Baud rate prescaler [3] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga16734ccdf0754727955b3e9cd28b8c36"> 6212</a></span>&#160;<span class="comment"></span>  #define _CAN_BRP4              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Baud rate prescaler [4] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad134f57f0c711195db4cf6e1fcc84170"> 6213</a></span>&#160;<span class="comment"></span>  #define _CAN_BRP5              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Baud rate prescaler [5] (in _CAN_BTR1, page 6)</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga462a4120dba576ca2f5dbd17355c95c7"> 6214</a></span>&#160;<span class="comment"></span>  #define _CAN_SJW               ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; CAN Resynchronization jump width [1:0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga715f37260fc4f7d321e7ea445fe56e4b"> 6215</a></span>&#160;<span class="comment"></span>  #define _CAN_SJW0              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Resynchronization jump width [0] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa4761c69af4fbe4c8f4270b356a820c8"> 6216</a></span>&#160;<span class="comment"></span>  #define _CAN_SJW1              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; CAN Resynchronization jump width [1] (in _CAN_EIER, page 6)</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;  <span class="comment">/* CAN bit timing register 2 (CAN_BTR2, page 6) */</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d1b86eb8c982a11d13de52a9359c25f"> 6219</a></span>&#160;<span class="preprocessor">  #define _CAN_BS1               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Bit segment 1 [3:0] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac7152b5930d726d2acc43ef1229657b5"> 6220</a></span>&#160;<span class="comment"></span>  #define _CAN_BS10              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; CAN Bit segment 1 [0] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa4e4b96019da6258a4c26fcdbf3325fb"> 6221</a></span>&#160;<span class="comment"></span>  #define _CAN_BS11              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Bit segment 1 [1] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3fb4ba76d68a45a5fe7ce2f72e4b9a4c"> 6222</a></span>&#160;<span class="comment"></span>  #define _CAN_BS12              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Bit segment 1 [2] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga84838ab7985c470dbeb3fd171490e71a"> 6223</a></span>&#160;<span class="comment"></span>  #define _CAN_BS13              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Bit segment 1 [3] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6f191862c2c05d753df076d7d41a4dfe"> 6224</a></span>&#160;<span class="comment"></span>  #define _CAN_BS2               ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; CAN Bit segment 2 [2:0] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga192b8f8a0b966e5fe79048b3479e578e"> 6225</a></span>&#160;<span class="comment"></span>  #define _CAN_BS20              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Bit segment 2 [0] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga25b39bb31cfe074392fb730051455eb5"> 6226</a></span>&#160;<span class="comment"></span>  #define _CAN_BS21              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Bit segment 2 [1] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacdbeb625b60cbe8006a89bcf398970d3"> 6227</a></span>&#160;<span class="comment"></span>  #define _CAN_BS22              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Bit segment 2 [2] (in _CAN_BTR2, page 6)</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;  <span class="comment">/* CAN filter mode register 1 (CAN_FMR1, page 6) */</span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac71a68692fc36e5606b8427d06a1fef3"> 6231</a></span>&#160;<span class="preprocessor">  #define _CAN_FML0              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Filter 0 mode low [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa28b092c4d70829d0171c57d9069d385"> 6232</a></span>&#160;<span class="comment"></span>  #define _CAN_FMH0              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 0 mode high [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6758c3ae01f6c09f390a74201e8d2eb6"> 6233</a></span>&#160;<span class="comment"></span>  #define _CAN_FML1              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Filter 1 mode low [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga687dc1471af36de5fa39ee62b1225100"> 6234</a></span>&#160;<span class="comment"></span>  #define _CAN_FMH1              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Filter 1 mode high [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3c61396f3626b1552119f580f7cb3de1"> 6235</a></span>&#160;<span class="comment"></span>  #define _CAN_FML2              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; CAN Filter 2 mode low [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga33a1aa6cab1b43da0b81fadaeb4c3270"> 6236</a></span>&#160;<span class="comment"></span>  #define _CAN_FMH2              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 2 mode high [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae55384a04215ce9dd9d2cdc4f9a45a5b"> 6237</a></span>&#160;<span class="comment"></span>  #define _CAN_FML3              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Filter 3 mode low [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1f2f8bffa2a57846c658249737444a14"> 6238</a></span>&#160;<span class="comment"></span>  #define _CAN_FMH3              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; CAN Filter 3 mode high [0] (in _CAN_FMR1, page 6)</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;  <span class="comment">/* CAN filter mode register 2 (CAN_FMR2, page 6) */</span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac16db4fa0667926a55b1ee4427e71fa5"> 6241</a></span>&#160;<span class="preprocessor">  #define _CAN_FML4              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Filter 4 mode low [0] (in _CAN_FMR2, page 6)</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf6bbd786e15a0500ad6bc912b35ac26f"> 6242</a></span>&#160;<span class="comment"></span>  #define _CAN_FMH4              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 4 mode high [0] (in _CAN_FMR2, page 6)</span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9daf6ca244bd3c145e4df516cb4b4bd6"> 6243</a></span>&#160;<span class="comment"></span>  #define _CAN_FML5              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Filter 5 mode low [0] (in _CAN_FMR2, page 6)</span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabae326577de35b88b4539151635ce27c"> 6244</a></span>&#160;<span class="comment"></span>  #define _CAN_FMH5              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; CAN Filter 5 mode high [0] (in _CAN_FMR2, page 6)</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;  <span class="comment">/* CAN filter configuration register 1 (CAN_FCR1, page 6) */</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga10554c0f456239d2a011154c23401641"> 6248</a></span>&#160;<span class="preprocessor">  #define _CAN_FACT0             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Filter 0 active [0] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga63298810fc841a442541e2d776c07319"> 6249</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC0              ((uint8_t) (0x03 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 0 scale configuration [1:0] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab351f61c609aa64e5b6d59b2a0e3e898"> 6250</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC00             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 0 scale configuration [0] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga2336281ea16f8ee462a9c9956780bc8d"> 6251</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC01             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Filter 0 scale configuration [1] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4d49dba050cf8d5a633047e077ee5c62"> 6253</a></span>&#160;<span class="preprocessor">  #define _CAN_FACT1             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; CAN Filter 1 active [0] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1fab0cacd9323d3bd97dbcaff262214b"> 6254</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC1              ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 1 scale configuration [1:0] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae3b86904798712ebf103b91ed5ec0485"> 6255</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC10             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 1 scale configuration [0] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabe7220dad997d1aeafbdd4cc0289d41e"> 6256</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC11             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Filter 1 scale configuration [1] (in _CAN_FCR1, page 6)</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;  <span class="comment">/* CAN filter configuration register 2 (CAN_FCR2, page 6) */</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga63faeaf44daf45a7cebe87975a6c4eab"> 6260</a></span>&#160;<span class="preprocessor">  #define _CAN_FACT2             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Filter 2 active [0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadf111823e065239015ae483696c78a01"> 6261</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC2              ((uint8_t) (0x03 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 2 scale configuration [1:0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8a22ce28b61aa5eb9861e130eb775c65"> 6262</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC20             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 2 scale configuration [0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a8572498eb872aa1611c94ac9466d7d"> 6263</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC21             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Filter 2 scale configuration [1] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga273561241de71cd4dac7d1c6a2d6212d"> 6265</a></span>&#160;<span class="preprocessor">  #define _CAN_FACT3             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; CAN Filter 3 active [0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac591fab152c343ff2cd962664a01a313"> 6266</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC3              ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 3 scale configuration [1:0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad081a6b07c8a2b3748d1fc15db9c4eb6"> 6267</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC30             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 3 scale configuration [0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf514dcec80af3deed32b56fc476098e5"> 6268</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC31             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Filter 3 scale configuration [1] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;  <span class="comment">/* CAN filter configuration register 3 (CAN_FCR3, page 6) */</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab90c93e89f0c178683850e49e6ea385b"> 6272</a></span>&#160;<span class="preprocessor">  #define _CAN_FACT4             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; CAN Filter 4 active [0] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga97cca7cd256a7f09e08420db32ffbd79"> 6273</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC4              ((uint8_t) (0x03 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 4 scale configuration [1:0] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0baa38544d42da75d6ca8398d1aa54e5"> 6274</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC40             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; CAN Filter 4 scale configuration [0] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3d44e49908f13e1e269d1cb87cad6f85"> 6275</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC41             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; CAN Filter 4 scale configuration [1] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac2c86df4eaa63e43bc61f06dee3b27c9"> 6277</a></span>&#160;<span class="preprocessor">  #define _CAN_FACT5             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; CAN Filter 5 active [0] (in _CAN_FCR2, page 6)</span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga21095b163da65338de47ce209480ed6c"> 6278</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC5              ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 5 scale configuration [1:0] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga16d3d37bba34db524b339d97b3e894f1"> 6279</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC50             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; CAN Filter 5 scale configuration [0] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6c7dbd454789e0ae6853eeb3d43be09a"> 6280</a></span>&#160;<span class="comment"></span>  #define _CAN_FSC51             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; CAN Filter 5 scale configuration [1] (in _CAN_FCR3, page 6)</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#endif // CAN_AddressBase</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;</div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;</div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="comment">// Global Configuration (CFG)</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#if defined(CFG_AddressBase)</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="comment">  /** @brief struct for Global Configuration registers (CFG) */</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment">    /** @brief Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWD     : 1;    <span class="comment">///&lt; SWIM disable</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AL      : 1;    <span class="comment">///&lt; Activation level</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res     : 6;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment"></span>    } GCR;</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;  } <a class="code" href="struct_c_f_g__t.html">CFG_t</a>;</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;  <span class="comment">/* Pointer to CFG registers */</span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab3c73e4690ae9a4f2d8dafe9930e6331"> 6305</a></span>&#160;<span class="preprocessor">  #define _CFG          _SFR(CFG_t,    CFG_AddressBase)          </span><span class="comment">///&lt; CFG struct/bit access</span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf7679b5517847c80083efb7f9df207c1"> 6306</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)     <span class="comment">///&lt; Global configuration register (CFG_GCR)</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;  <span class="comment">/* CFG Module Reset Values */</span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1ac998e464bee8246900227f404dd76a"> 6309</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;  <span class="comment">/* Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabb23fec33a6eadc2e746aabd944b810b"> 6312</a></span>&#160;<span class="preprocessor">  #define _CFG_SWD              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; SWIM disable [0]</span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga62193af9c12c16ba237be191868255b8"> 6313</a></span>&#160;<span class="comment"></span>  #define _CFG_AL               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Activation level [0]</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;</div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#endif // CFG_AddressBase</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;</div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;</div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="comment">// Interrupt Priority Module (ITC)</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#if defined(ITC_AddressBase)</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment">  /** @brief struct for setting interrupt Priority (ITC) */</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="comment">    /** @brief interrupt priority register 1 (ITC_SPR1) */</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 2;    <span class="comment">///&lt; Reserved (TLI always highest prio)</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT1SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 1</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT2SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 2</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT3SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 3</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="comment"></span>    } SPR1;</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">    /** @brief interrupt priority register 2 (ITC_SPR2) */</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT4SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 4</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT5SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 5</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT6SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 6</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT7SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 7</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="comment"></span>    } SPR2;</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">    /** @brief interrupt priority register 3 (ITC_SPR3) */</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT8SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 8</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT9SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 9</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT10SPR : 2;    <span class="comment">///&lt; interrupt priority vector 10</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT11SPR : 2;    <span class="comment">///&lt; interrupt priority vector 11</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="comment"></span>    } SPR3;</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="comment">    /** @brief interrupt priority register 4 (ITC_SPR4) */</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT12SPR : 2;    <span class="comment">///&lt; interrupt priority vector 12</span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT13SPR : 2;    <span class="comment">///&lt; interrupt priority vector 13</span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT14SPR : 2;    <span class="comment">///&lt; interrupt priority vector 14</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT15SPR : 2;    <span class="comment">///&lt; interrupt priority vector 15</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="comment"></span>    } SPR4;</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;</div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="comment">    /** @brief interrupt priority register 5 (ITC_SPR5) */</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT16SPR : 2;    <span class="comment">///&lt; interrupt priority vector 16</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT17SPR : 2;    <span class="comment">///&lt; interrupt priority vector 17</span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT18SPR : 2;    <span class="comment">///&lt; interrupt priority vector 18</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT19SPR : 2;    <span class="comment">///&lt; interrupt priority vector 19</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="comment"></span>    } SPR5;</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;</div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment">    /** @brief interrupt priority register 6 (ITC_SPR6) */</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT20SPR : 2;    <span class="comment">///&lt; interrupt priority vector 20</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT21SPR : 2;    <span class="comment">///&lt; interrupt priority vector 21</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT22SPR : 2;    <span class="comment">///&lt; interrupt priority vector 22</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT23SPR : 2;    <span class="comment">///&lt; interrupt priority vector 23</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="comment"></span>    } SPR6;</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment">    /** @brief interrupt priority register 7 (ITC_SPR7) */</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT24SPR : 2;    <span class="comment">///&lt; interrupt priority vector 24</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT25SPR : 2;    <span class="comment">///&lt; interrupt priority vector 25</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT26SPR : 2;    <span class="comment">///&lt; interrupt priority vector 26</span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT27SPR : 2;    <span class="comment">///&lt; interrupt priority vector 27</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="comment"></span>    } SPR7;</div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;</div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="comment">    /** @brief interrupt priority register 8 (ITC_SPR8) */</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT28SPR : 2;    <span class="comment">///&lt; interrupt priority vector 28</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT29SPR : 2;    <span class="comment">///&lt; interrupt priority vector 29</span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   res       : 4;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="comment"></span>    } SPR8;</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;  } <a class="code" href="struct_i_t_c__t.html">ITC_t</a>;</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;</div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;  <span class="comment">/* Pointer to ITC registers */</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga698008bf28582986c8fe2f6447acdc7c"> 6401</a></span>&#160;<span class="preprocessor">  #define _ITC          _SFR(ITC_t,    ITC_AddressBase)          </span><span class="comment">///&lt; ITC struct/bit access</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga367b681dc479c8ee39f4e76b5ed55af5"> 6402</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     <span class="comment">///&lt; Interrupt priority register 1/8</span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga07eada758494172adef7affc15bafc23"> 6403</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     <span class="comment">///&lt; Interrupt priority register 2/8</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5d81daa3a39664da4b2460f6e2d6aa02"> 6404</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     <span class="comment">///&lt; Interrupt priority register 3/8</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8ddc1ed491c3fd780418d592f14247b8"> 6405</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     <span class="comment">///&lt; Interrupt priority register 4/8</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9"> 6406</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     <span class="comment">///&lt; Interrupt priority register 5/8</span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga420d208dc3cb9c70b1a12bfd77da474b"> 6407</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     <span class="comment">///&lt; Interrupt priority register 6/8</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga328e92977f925591fb57f5b918bbd456"> 6408</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     <span class="comment">///&lt; Interrupt priority register 7/8</span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga52a4cc4405f1e3ce8d1763d5da488b32"> 6409</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     <span class="comment">///&lt; Interrupt priority register 8/8</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;  <span class="comment">/* ITC Module Reset Values */</span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c6b7d75b0394e72f748257537f77c3a"> 6412</a></span>&#160;<span class="preprocessor">  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          </span><span class="comment">///&lt; Interrupt priority register 1/8 reset value</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4a68033a4995662ffe1eb6f4a1bba41d"> 6413</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 2/8 reset value</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf31d3e75b89b5bd0efdf2ac12faca114"> 6414</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 3/8 reset value</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaba9e7b662438863dc20111d417353b13"> 6415</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 4/8 reset value</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac032a4c32fbbe53d913ef2e7baa127e4"> 6416</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 5/8 reset value</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga933e07fe969af04d1788bde095d544ad"> 6417</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 6/8 reset value</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9ebd827cc7c14075cfde917df65afc64"> 6418</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 7/8 reset value</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga59420d1c7bde78f40459a4387d07c4a6"> 6419</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          <span class="comment">///&lt; Interrupt priority register 8/8 reset value</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;  <span class="comment">/* Software priority register 1 (ITC_SPR1) */</span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae6c58e876bfbcc3ed96cd8215e9853c8"> 6423</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT1SPR         ((uint8_t) (0x03 &lt;&lt; 2))          </span><span class="comment">///&lt; ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1)</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaeff5c50b05a695bb8dc4a2467212710f"> 6424</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT1SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 1 [0] (in _ITC_SPR1)</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa42404a90f88ae294834a18feb98a935"> 6425</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT1SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 1 [1] (in _ITC_SPR1)</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga08f230b833ab939fac0d0674f711c239"> 6426</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT2SPR         ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 2 [1:0] (in _ITC_SPR1)</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3fe32bee0137eb5e59e2a5f52799326e"> 6427</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT2SPR0        ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 2 [0] (in _ITC_SPR1)</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga35cf40b27d595b72b7a4ab028d1408b2"> 6428</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT2SPR1        ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 2 [1] (in _ITC_SPR1)</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga289c74666220f2d5246dd7f0a45e9341"> 6429</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT3SPR         ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 3 [1:0] (in _ITC_SPR1)</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga494363bd965e80313f1681d62f452042"> 6430</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT3SPR0        ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 3 [0] (in _ITC_SPR1)</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac39a874cfc72705d6e381cf6cf15aac0"> 6431</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT3SPR1        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 3 [1] (in _ITC_SPR1)</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;  <span class="comment">/* Software priority register 2 (ITC_SPR2) */</span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga18af64c2e5e16ef5bd5ecae415a49fb2"> 6434</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT4SPR         ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d87f5b6936a31506192c245aa7fca31"> 6435</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT4SPR0        ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 4 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac372440818d9cc28897677e7c5388352"> 6436</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT4SPR1        ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 4 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9bf7e9dd682a3b58ebffae143175eaa0"> 6437</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT5SPR         ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 5 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga20c71381b7cc048498d49725a3b9bf52"> 6438</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT5SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 5 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae66a21bd35f868fcd03e0e43122616b5"> 6439</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT5SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 5 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gacc92c7a72258f2a838e2a975aa8086cb"> 6440</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR         ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0a9008e6a60e61119e39e9f8d1499482"> 6441</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR0        ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 6 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf0a1058ccb4fa4c0c61e66f7e324b034"> 6442</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR1        ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 6 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaced8dc0e419b84ae117dc986766caf1c"> 6443</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR         ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gac5599159ee318c97fd0b60279c07f5bc"> 6444</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR0        ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 7 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad4b3ad81e82424159b7a22ed05815d1e"> 6445</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR1        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 7 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;  <span class="comment">/* Software priority register 3 (ITC_SPR3) */</span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4b0c7961f25c54c6f1b720e1aa572bcc"> 6448</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT8SPR         ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"> 6449</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT8SPR0        ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 8 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga55d97d2088e4d9021d1764c1e8dde6ff"> 6450</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT8SPR1        ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 8 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga674bfd561ddaf18bbc8e0509a4476fb9"> 6451</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR         ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8d832bd669992706c227f2e512199520"> 6452</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 9 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaed6d4d89ed84063725d5fe587b3ea2ca"> 6453</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 9 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa51915df0e2d51e958825184a2401e73"> 6454</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaedb453ea7804b9ae6a6e5ef376606937"> 6455</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 10 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga98b0e161e4f066f07fab5add18927a97"> 6456</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 10 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga08b94bfda28ea2d9e762b9bda3f799cd"> 6457</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga02fadab7de5e9fcec623d8f31909c3c4"> 6458</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 11 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaaf625dae85c76f325b2d2452f279939d"> 6459</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 11 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;  <span class="comment">/* Software priority register 4 (ITC_SPR4) */</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaa57f56bddc857e9d4288aa030ae0c573"> 6462</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT12SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae389a1bf07b186b625482e321b5d8b09"> 6463</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT12SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 12 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae1388aaadd3a01aae93d2a28d980ce1c"> 6464</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT12SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 12 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga86b4b2fcb8e1844b37e52489980f5ad3"> 6465</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga94af0f2fcaf29d1cad079c3fc6c585dc"> 6466</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 13 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf3b4ea8d80b196c06315241da9be1738"> 6467</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 13 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf45eeb5a221ec0432417e65eccb5e000"> 6468</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gace6b80240a8b591d32fcbbc059707287"> 6469</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 14 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga16a858d5f1bd35703e9ccd7c67a65f9d"> 6470</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 14 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab92cf9de0eb050b291a5aa4f186b8ef1"> 6471</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga56e276351c7da71b52bdae618b996a6f"> 6472</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 15 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga628415f64793a85b1cc1e1c493b33b9d"> 6473</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 15 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;  <span class="comment">/* Software priority register 5 (ITC_SPR5) */</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gace20690cdb9e9885c104f6afc98081e7"> 6476</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT16SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 16 [1:0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0dc1f935de0761400365316b94c8b229"> 6477</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT16SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 16 [0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga0b242ffb9485398cf2f72e143f90d3a8"> 6478</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT16SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 16 [1] (in _ITC_SPR5)</span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga75ca4136f64e5c9efb486cb2cead5580"> 6479</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT17SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 17 [1:0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabc3eceda164c002e589b9f5f0dc3cb4d"> 6480</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT17SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 17 [0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a73630672f3eac60afa65de168baa51"> 6481</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT17SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 17 [1] (in _ITC_SPR5)</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3a29abc4dced63b94d82feec1641e878"> 6482</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT18SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 18 [1:0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga3dbaa3ea544903666258f44669399c46"> 6483</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT18SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 18 [0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga93ef9b8367f8176072d4835e1082b2e7"> 6484</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT18SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 18 [1] (in _ITC_SPR5)</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga565b6ad012b443718f3486781e98fb9b"> 6485</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga85a587fdab046f9e5f22ef38a0f5ac3d"> 6486</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 19 [0] (in _ITC_SPR5)</span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga7dc1334402d2a009a1ea058aa617d903"> 6487</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 19 [1] (in _ITC_SPR5)</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;  <span class="comment">/* Software priority register 6 (ITC_SPR6) */</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8c9da736d510318f2c75cd73fc1a0e5a"> 6490</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT20SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5af497078d404a8c84911184a5da3dbf"> 6491</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT20SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 20 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gadb88094a3ebbfb623b1f2b98607fc5c9"> 6492</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT20SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 20 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1d67b7b645c4c9979a8305e270460917"> 6493</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4bd3a55a309ff73fa80efe0dc2aedae7"> 6494</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 21 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gab1c523ff340e23d85fb83e1f824ecb0d"> 6495</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 21 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c"> 6496</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaad422661da3f0c4c27ebd1ce98f2caef"> 6497</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 22 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gabec72fa81395ffc372b5dd675b02467e"> 6498</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 22 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga79b60f5eeb220c848dcae6c95ffd4411"> 6499</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT23SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 23 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga56490cf9b959d9671cb09e240cec70a6"> 6500</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT23SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 23 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5845236dcedc3b75118ea9d52b76a99f"> 6501</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT23SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 23 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;  <span class="comment">/* Software priority register 7 (ITC_SPR7) */</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gad1131a55a8f73d3498eecee1fb862ba5"> 6504</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT24SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 24 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5cfa8633512ff8bd263a81a14c9db00f"> 6505</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT24SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 24 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaec80ad21767b9dd9dc33c5e4567d39e9"> 6506</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT24SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 24 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga6921fbcc08513a86e88a4f728f70bc79"> 6507</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1711d38fc49c6c7263d14f04bbb7a060"> 6508</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 25 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga8b00e34f06e206e460f0dcf29e5aa2ca"> 6509</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 25 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5789d0ceb1750bc199247fd2fc798bd4"> 6510</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gae0d98115b8cc679190a9eba3e32ce72d"> 6511</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 26 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga40c7e2e8bf1c452f18606a3088ebcc93"> 6512</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 26 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga21b4f882899adfb351a0068225b511f6"> 6513</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga52ef401805f32d216125269ae32022c7"> 6514</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 27 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#gaf703a1c3b14a0744eba2e4c3098e970d"> 6515</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 27 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;  <span class="comment">/* Software priority register 8 (ITC_SPR8) */</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga090e09af0c01b327ff876ea5d926d4e0"> 6518</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT28SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8)</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga450e8fed1918c7958275ba8d35ed267d"> 6519</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT28SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 28 [0] (in _ITC_SPR8)</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga19e93d43b2647bde77745922794952b0"> 6520</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT28SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 28 [1] (in _ITC_SPR8)</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga1aa8c0fe60eda7bb1345a666c46dbb11"> 6521</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8)</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga9dd56a0460e5787d201b67747a561a18"> 6522</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 29 [0] (in _ITC_SPR8)</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_l.html#ga5b1a5cf512f9089ef80dca778d022f22"> 6523</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 29 [1] (in _ITC_SPR8)</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#endif // ITC_AddressBase</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="comment">// undefine local macros</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#undef _BITS</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="comment">    END OF MODULE DEFINITION FOR MULTIPLE INLUSION</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#endif // _STM8AF_STM8S_H_</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="struct_p_o_r_t__t_html"><div class="ttname"><a href="struct_p_o_r_t__t.html">PORT_t</a></div><div class="ttdoc">structure for controlling pins in PORT mode (PORTx, x=A..I) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00324">STM8AF_STM8S.h:324</a></div></div>
<div class="ttc" id="struct_u_a_r_t3__t_html"><div class="ttname"><a href="struct_u_a_r_t3__t.html">UART3_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 3 (UART3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02056">STM8AF_STM8S.h:2056</a></div></div>
<div class="ttc" id="struct_t_i_m1__t_html"><div class="ttname"><a href="struct_t_i_m1__t.html">TIM1_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 1 (TIM1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02474">STM8AF_STM8S.h:2474</a></div></div>
<div class="ttc" id="struct_t_i_m6__t_html"><div class="ttname"><a href="struct_t_i_m6__t.html">TIM6_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 6 (TIM6) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04392">STM8AF_STM8S.h:4392</a></div></div>
<div class="ttc" id="struct_a_d_c1__t_html"><div class="ttname"><a href="struct_a_d_c1__t.html">ADC1_t</a></div><div class="ttdoc">struct containing Analog Digital Converter 1 (ADC1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04539">STM8AF_STM8S.h:4539</a></div></div>
<div class="ttc" id="struct_w_w_d_g__t_html"><div class="ttname"><a href="struct_w_w_d_g__t.html">WWDG_t</a></div><div class="ttdoc">struct for access to Window Watchdog registers (WWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00988">STM8AF_STM8S.h:988</a></div></div>
<div class="ttc" id="struct_a_d_c2__t_html"><div class="ttname"><a href="struct_a_d_c2__t.html">ADC2_t</a></div><div class="ttdoc">struct containing Analog Digital Converter 2 (ADC2) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04894">STM8AF_STM8S.h:4894</a></div></div>
<div class="ttc" id="struct_t_i_m2__t_html"><div class="ttname"><a href="struct_t_i_m2__t.html">TIM2_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 2 (TIM2) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03097">STM8AF_STM8S.h:3097</a></div></div>
<div class="ttc" id="struct_s_p_i__t_html"><div class="ttname"><a href="struct_s_p_i__t.html">SPI_t</a></div><div class="ttdoc">struct for controlling SPI module (SPI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01213">STM8AF_STM8S.h:1213</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html"><div class="ttname"><a href="struct_t_i_m4__t.html">TIM4_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 4 (TIM4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03819">STM8AF_STM8S.h:3819</a></div></div>
<div class="ttc" id="struct_t_i_m5__t_html"><div class="ttname"><a href="struct_t_i_m5__t.html">TIM5_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 5 (TIM5) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03944">STM8AF_STM8S.h:3944</a></div></div>
<div class="ttc" id="struct_i_w_d_g__t_html"><div class="ttname"><a href="struct_i_w_d_g__t.html">IWDG_t</a></div><div class="ttdoc">struct for access to Independent Timeout Watchdog registers (IWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01046">STM8AF_STM8S.h:1046</a></div></div>
<div class="ttc" id="struct_c_f_g__t_html"><div class="ttname"><a href="struct_c_f_g__t.html">CFG_t</a></div><div class="ttdoc">struct for Global Configuration registers (CFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06293">STM8AF_STM8S.h:6293</a></div></div>
<div class="ttc" id="struct_t_i_m3__t_html"><div class="ttname"><a href="struct_t_i_m3__t.html">TIM3_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 3 (TIM3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03516">STM8AF_STM8S.h:3516</a></div></div>
<div class="ttc" id="group___s_t_m8_a_l_html_ga71c13b591e31e775a43f76d75390ad66"><div class="ttname"><a href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></div><div class="ttdeci">#define _BITS</div><div class="ttdoc">data type in bit structs (follow C90 standard) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_l_8h_source.html#l00177">STM8AL.h:177</a></div></div>
<div class="ttc" id="struct_a_w_u__t_html"><div class="ttname"><a href="struct_a_w_u__t.html">AWU_t</a></div><div class="ttdoc">struct for cofiguring the Auto Wake-Up Module (AWU) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01100">STM8AF_STM8S.h:1100</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html"><div class="ttname"><a href="struct_e_x_t_i__t.html">EXTI_t</a></div><div class="ttdoc">struct for configuring external port interrupts (EXTI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00650">STM8AF_STM8S.h:650</a></div></div>
<div class="ttc" id="struct_u_a_r_t1__t_html"><div class="ttname"><a href="struct_u_a_r_t1__t.html">UART1_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 1 (UART1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01623">STM8AF_STM8S.h:1623</a></div></div>
<div class="ttc" id="struct_c_a_n__t_html"><div class="ttname"><a href="struct_c_a_n__t.html">CAN_t</a></div><div class="ttdoc">struct for controlling Controller Area Network Module (CAN) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l05013">STM8AF_STM8S.h:5013</a></div></div>
<div class="ttc" id="struct_r_s_t__t_html"><div class="ttname"><a href="struct_r_s_t__t.html">RST_t</a></div><div class="ttdoc">struct for determining reset source (RST) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00710">STM8AF_STM8S.h:710</a></div></div>
<div class="ttc" id="struct_u_a_r_t2__t_html"><div class="ttname"><a href="struct_u_a_r_t2__t.html">UART2_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 2 (UART2) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01827">STM8AF_STM8S.h:1827</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h__t_html"><div class="ttname"><a href="struct_f_l_a_s_h__t.html">FLASH_t</a></div><div class="ttdoc">struct to control write/erase of flash memory (FLASH) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00504">STM8AF_STM8S.h:504</a></div></div>
<div class="ttc" id="struct_i2_c__t_html"><div class="ttname"><a href="struct_i2_c__t.html">I2C_t</a></div><div class="ttdoc">struct for controlling I2C module (I2C) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01356">STM8AF_STM8S.h:1356</a></div></div>
<div class="ttc" id="struct_i_t_c__t_html"><div class="ttname"><a href="struct_i_t_c__t.html">ITC_t</a></div><div class="ttdoc">struct for setting interrupt Priority (ITC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06326">STM8AF_STM8S.h:6326</a></div></div>
<div class="ttc" id="struct_b_e_e_p__t_html"><div class="ttname"><a href="struct_b_e_e_p__t.html">BEEP_t</a></div><div class="ttdoc">struct for beeper control (BEEP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01173">STM8AF_STM8S.h:1173</a></div></div>
<div class="ttc" id="struct_u_a_r_t4__t_html"><div class="ttname"><a href="struct_u_a_r_t4__t.html">UART4_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter 4 (UART4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02245">STM8AF_STM8S.h:2245</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html"><div class="ttname"><a href="struct_c_l_k__t.html">CLK_t</a></div><div class="ttdoc">struct for configuring/monitoring clock module (CLK) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00746">STM8AF_STM8S.h:746</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
