

================================================================
== Vitis HLS Report for 'compute_pfb_Pipeline_load_coeffs'
================================================================
* Date:           Thu Jan  8 20:12:43 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_coeffs  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      97|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      71|    -|
|Register         |        -|    -|      80|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      80|     168|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_246_p2       |         +|   0|  0|  26|          26|          14|
    |add_ln49_2_fu_207_p2       |         +|   0|  0|  13|          13|           1|
    |add_ln49_fu_197_p2         |         +|   0|  0|  13|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln49_1_fu_213_p2      |      icmp|   0|  0|  13|          13|           3|
    |icmp_ln49_fu_191_p2        |      icmp|   0|  0|  14|          13|          14|
    |select_ln49_fu_219_p3      |    select|   0|  0|  13|           1|          13|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  97|          83|          50|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_86                  |   9|          2|   13|         26|
    |phi_mul_fu_82            |   9|          2|   26|         52|
    |phi_urem_fu_78           |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  71|         16|   56|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |gmem_addr_read_reg_309            |  16|   0|   16|          0|
    |i_fu_86                           |  13|   0|   13|          0|
    |phi_mul_fu_82                     |  26|   0|   26|          0|
    |phi_urem_fu_78                    |  13|   0|   13|          0|
    |trunc_ln49_reg_305                |   3|   0|    3|          0|
    |trunc_ln49_reg_305_pp0_iter1_reg  |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  80|   0|   80|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|                                  RTL Ports                                  | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                                                                       |   in|    1|  ap_ctrl_hs|                                    compute_pfb_Pipeline_load_coeffs|  return value|
|ap_rst                                                                       |   in|    1|  ap_ctrl_hs|                                    compute_pfb_Pipeline_load_coeffs|  return value|
|ap_start                                                                     |   in|    1|  ap_ctrl_hs|                                    compute_pfb_Pipeline_load_coeffs|  return value|
|ap_done                                                                      |  out|    1|  ap_ctrl_hs|                                    compute_pfb_Pipeline_load_coeffs|  return value|
|ap_idle                                                                      |  out|    1|  ap_ctrl_hs|                                    compute_pfb_Pipeline_load_coeffs|  return value|
|ap_ready                                                                     |  out|    1|  ap_ctrl_hs|                                    compute_pfb_Pipeline_load_coeffs|  return value|
|m_axi_gmem_AWVALID                                                           |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWREADY                                                           |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWADDR                                                            |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWID                                                              |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWLEN                                                             |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWSIZE                                                            |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWBURST                                                           |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWLOCK                                                            |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWCACHE                                                           |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWPROT                                                            |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWQOS                                                             |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWREGION                                                          |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWUSER                                                            |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WVALID                                                            |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WREADY                                                            |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WDATA                                                             |  out|   16|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WSTRB                                                             |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WLAST                                                             |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WID                                                               |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WUSER                                                             |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARVALID                                                           |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARREADY                                                           |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARADDR                                                            |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARID                                                              |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARLEN                                                             |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARSIZE                                                            |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARBURST                                                           |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARLOCK                                                            |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARCACHE                                                           |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARPROT                                                            |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARQOS                                                             |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARREGION                                                          |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARUSER                                                            |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RVALID                                                            |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RREADY                                                            |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RDATA                                                             |   in|   16|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RLAST                                                             |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RID                                                               |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RFIFONUM                                                          |   in|   10|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RUSER                                                             |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RRESP                                                             |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BVALID                                                            |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BREADY                                                            |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BRESP                                                             |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BID                                                               |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BUSER                                                             |   in|    1|       m_axi|                                                                gmem|       pointer|
|sext_ln49                                                                    |   in|   63|     ap_none|                                                           sext_ln49|        scalar|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0  |  out|   10|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_d0        |  out|   16|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0  |  out|   10|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_d0        |  out|   16|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0  |  out|   10|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_d0        |  out|   16|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0  |  out|   10|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0       |  out|    1|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_d0        |  out|   16|   ap_memory|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0    |  out|   10|   ap_memory|    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0         |  out|    1|   ap_memory|    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0         |  out|    1|   ap_memory|    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_d0          |  out|   16|   ap_memory|    compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln49_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln49"   --->   Operation 9 'read' 'sext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln49_cast = sext i63 %sext_ln49_read"   --->   Operation 10 'sext' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_6, i32 64, i32 4096, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln49 = store i13 0, i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 12 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i26 0, i26 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem_load = load i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 16 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_5 = load i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 17 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.53ns)   --->   "%icmp_ln49 = icmp_eq  i13 %i_5, i13 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 18 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.53ns)   --->   "%add_ln49 = add i13 %i_5, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 19 'add' 'add_ln49' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i13 %phi_urem_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 21 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.22ns)   --->   "%switch_ln51 = switch i3 %trunc_ln49, void %arrayidx2.case.4, i3 0, void %arrayidx2.case.0, i3 1, void %arrayidx2.case.1, i3 2, void %arrayidx2.case.2, i3 3, void %arrayidx2.case.3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 22 'switch' 'switch_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.22>
ST_2 : Operation 23 [1/1] (1.53ns)   --->   "%add_ln49_2 = add i13 %phi_urem_load, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 23 'add' 'add_ln49_2' <Predicate = (!icmp_ln49)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.53ns)   --->   "%icmp_ln49_1 = icmp_ult  i13 %add_ln49_2, i13 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 24 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.58ns)   --->   "%select_ln49 = select i1 %icmp_ln49_1, i13 %add_ln49_2, i13 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 25 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln49 = store i13 %add_ln49, i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 26 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.29>
ST_2 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln49 = store i13 %select_ln49, i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 27 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln49_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 29 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.04>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul_load = load i26 %phi_mul" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 30 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:50]   --->   Operation 31 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 33 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.74ns)   --->   "%add_ln49_1 = add i26 %phi_mul_load, i26 13108" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 34 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %phi_mul_load, i32 16, i32 25" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 36 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 37 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 38 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 39 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 40 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 41 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 42 'store' 'store_ln51' <Predicate = (trunc_ln49 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = (trunc_ln49 == 3)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 44 'store' 'store_ln51' <Predicate = (trunc_ln49 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (trunc_ln49 == 2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 46 'store' 'store_ln51' <Predicate = (trunc_ln49 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 47 'br' 'br_ln51' <Predicate = (trunc_ln49 == 1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 48 'store' 'store_ln51' <Predicate = (trunc_ln49 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (trunc_ln49 == 0)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 50 'store' 'store_ln51' <Predicate = (trunc_ln49 != 0 & trunc_ln49 != 1 & trunc_ln49 != 2 & trunc_ln49 != 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = (trunc_ln49 != 0 & trunc_ln49 != 1 & trunc_ln49 != 2 & trunc_ln49 != 3)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln49 = store i26 %add_ln49_1, i26 %phi_mul" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                                (alloca           ) [ 011110]
phi_mul                                                                 (alloca           ) [ 011110]
i                                                                       (alloca           ) [ 011110]
sext_ln49_read                                                          (read             ) [ 000000]
sext_ln49_cast                                                          (sext             ) [ 001110]
specinterface_ln0                                                       (specinterface    ) [ 000000]
store_ln49                                                              (store            ) [ 000000]
store_ln0                                                               (store            ) [ 000000]
store_ln0                                                               (store            ) [ 000000]
br_ln0                                                                  (br               ) [ 000000]
phi_urem_load                                                           (load             ) [ 000000]
i_5                                                                     (load             ) [ 000000]
icmp_ln49                                                               (icmp             ) [ 001110]
add_ln49                                                                (add              ) [ 000000]
br_ln49                                                                 (br               ) [ 000000]
trunc_ln49                                                              (trunc            ) [ 001110]
switch_ln51                                                             (switch           ) [ 000000]
add_ln49_2                                                              (add              ) [ 000000]
icmp_ln49_1                                                             (icmp             ) [ 000000]
select_ln49                                                             (select           ) [ 000000]
store_ln49                                                              (store            ) [ 000000]
store_ln49                                                              (store            ) [ 000000]
gmem_addr                                                               (getelementptr    ) [ 000000]
gmem_addr_read                                                          (read             ) [ 001010]
phi_mul_load                                                            (load             ) [ 000000]
specpipeline_ln50                                                       (specpipeline     ) [ 000000]
speclooptripcount_ln49                                                  (speclooptripcount) [ 000000]
specloopname_ln49                                                       (specloopname     ) [ 000000]
add_ln49_1                                                              (add              ) [ 000000]
tmp                                                                     (partselect       ) [ 000000]
zext_ln49                                                               (zext             ) [ 000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr (getelementptr    ) [ 000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr (getelementptr    ) [ 000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr (getelementptr    ) [ 000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr (getelementptr    ) [ 000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr   (getelementptr    ) [ 000000]
store_ln51                                                              (store            ) [ 000000]
br_ln51                                                                 (br               ) [ 000000]
store_ln51                                                              (store            ) [ 000000]
br_ln51                                                                 (br               ) [ 000000]
store_ln51                                                              (store            ) [ 000000]
br_ln51                                                                 (br               ) [ 000000]
store_ln51                                                              (store            ) [ 000000]
br_ln51                                                                 (br               ) [ 000000]
store_ln51                                                              (store            ) [ 000000]
br_ln51                                                                 (br               ) [ 000000]
store_ln49                                                              (store            ) [ 000000]
br_ln49                                                                 (br               ) [ 000000]
ret_ln0                                                                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln49">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="phi_urem_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="phi_mul_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln49_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="63" slack="0"/>
<pin id="92" dir="0" index="1" bw="63" slack="0"/>
<pin id="93" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln49_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem_addr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="10" slack="0"/>
<pin id="133" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln51_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="1"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln51_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln51_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln51_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln51_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln49_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="63" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln49_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="13" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="26" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_urem_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="1"/>
<pin id="187" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_5_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="1"/>
<pin id="190" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln49_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln49_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="13" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln49_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln49_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln49_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln49_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="13" slack="0"/>
<pin id="222" dir="0" index="2" bw="13" slack="0"/>
<pin id="223" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln49_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="0" index="1" bw="13" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln49_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_addr_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="2"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="phi_mul_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="26" slack="3"/>
<pin id="245" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln49_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="26" slack="0"/>
<pin id="248" dir="0" index="1" bw="15" slack="0"/>
<pin id="249" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="26" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln49_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln49_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="26" slack="0"/>
<pin id="273" dir="0" index="1" bw="26" slack="3"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="phi_urem_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="13" slack="0"/>
<pin id="278" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="283" class="1005" name="phi_mul_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="26" slack="0"/>
<pin id="285" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="297" class="1005" name="sext_ln49_cast_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2"/>
<pin id="299" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln49_cast "/>
</bind>
</comp>

<comp id="305" class="1005" name="trunc_ln49_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="2"/>
<pin id="307" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="309" class="1005" name="gmem_addr_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="76" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="115" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="108" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="101" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="129" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="185" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="185" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="207" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="197" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="219" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="237" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="243" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="275"><net_src comp="246" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="78" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="286"><net_src comp="82" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="293"><net_src comp="86" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="300"><net_src comp="166" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="308"><net_src comp="203" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="96" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {4 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {4 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {4 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {4 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {4 }
 - Input state : 
	Port: compute_pfb_Pipeline_load_coeffs : gmem | {3 }
	Port: compute_pfb_Pipeline_load_coeffs : sext_ln49 | {1 }
	Port: compute_pfb_Pipeline_load_coeffs : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {}
	Port: compute_pfb_Pipeline_load_coeffs : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {}
	Port: compute_pfb_Pipeline_load_coeffs : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {}
	Port: compute_pfb_Pipeline_load_coeffs : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {}
	Port: compute_pfb_Pipeline_load_coeffs : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {}
  - Chain level:
	State 1
		store_ln49 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		trunc_ln49 : 1
		switch_ln51 : 2
		add_ln49_2 : 1
		icmp_ln49_1 : 2
		select_ln49 : 3
		store_ln49 : 2
		store_ln49 : 4
	State 3
		gmem_addr_read : 1
	State 4
		add_ln49_1 : 1
		tmp : 1
		zext_ln49 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr : 3
		store_ln51 : 4
		store_ln51 : 4
		store_ln51 : 4
		store_ln51 : 4
		store_ln51 : 4
		store_ln49 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln49_fu_197      |    0    |    13   |
|    add   |     add_ln49_2_fu_207     |    0    |    13   |
|          |     add_ln49_1_fu_246     |    0    |    26   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln49_fu_191     |    0    |    13   |
|          |     icmp_ln49_1_fu_213    |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln49_fu_219    |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln49_read_read_fu_90 |    0    |    0    |
|          | gmem_addr_read_read_fu_96 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln49_cast_fu_166   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln49_fu_203     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_252        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln49_fu_262     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    91   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|gmem_addr_read_reg_309|   16   |
|       i_reg_290      |   13   |
|    phi_mul_reg_283   |   26   |
|   phi_urem_reg_276   |   13   |
|sext_ln49_cast_reg_297|   64   |
|  trunc_ln49_reg_305  |    3   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   91   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   91   |
+-----------+--------+--------+
