/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 00:06:35 CST 2017
 * 
 */

/* Generation options: */
#ifndef __mkPacketModifier_h__
#define __mkPacketModifier_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkDeparser.h"
#include "mkHeaderSerializer.h"


/* Class declaration for the mkPacketModifier module */
class MOD_mkPacketModifier : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_ConfigReg<tUInt32> INST_cf_verbosity;
  MOD_mkDeparser INST_deparser;
  MOD_Fifo<tUWide> INST_req_ff;
  MOD_mkHeaderSerializer INST_serializer;
 
 /* Constructor */
 public:
  MOD_mkPacketModifier(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_writeServer_enq_v;
  tUWide PORT_prev_enq_v;
  tUWide PORT_writeClient_first;
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h11317;
  tUInt64 DEF_v__h5987;
  tUInt64 DEF_v__h490;
  tUWide DEF_req_ff_first____d7;
  tUWide DEF_deparser_writeClient_first____d407;
  tUWide DEF_req_ff_first_BITS_1480_TO_1158___d241;
  tUWide DEF_prev_enq_v_BITS_1480_TO_1158___d417;
  tUWide DEF_req_ff_first_BITS_1644_TO_1482___d239;
  tUWide DEF_req_ff_first_BITS_1156_TO_994___d244;
  tUWide DEF_prev_enq_v_BITS_1644_TO_1482___d413;
  tUWide DEF_prev_enq_v_BITS_1156_TO_994___d420;
  tUWide DEF_req_ff_first_BITS_1760_TO_1646___d236;
  tUWide DEF_prev_enq_v_BITS_1760_TO_1646___d410;
  tUWide DEF_req_ff_first_BITS_826_TO_715___d253;
  tUWide DEF_prev_enq_v_BITS_826_TO_715___d437;
  tUWide DEF_req_ff_first_BITS_550_TO_447___d262;
  tUWide DEF_prev_enq_v_BITS_550_TO_447___d451;
  tUWide DEF_req_ff_first_BITS_992_TO_926___d246;
  tUWide DEF_prev_enq_v_BITS_992_TO_926___d424;
  tUWide DEF_IF_prev_enq_v_BIT_1481_16_THEN_prev_enq_v_BITS_ETC___d418;
  tUWide DEF_IF_req_ff_first_BIT_1481_3_THEN_req_ff_first_B_ETC___d242;
  tUWide DEF_IF_prev_enq_v_BIT_1157_19_THEN_prev_enq_v_BITS_ETC___d421;
  tUWide DEF_IF_prev_enq_v_BIT_1645_12_THEN_prev_enq_v_BITS_ETC___d414;
  tUWide DEF_IF_req_ff_first_BIT_1157_2_THEN_req_ff_first_B_ETC___d245;
  tUWide DEF_IF_req_ff_first_BIT_1645_2_THEN_req_ff_first_B_ETC___d240;
  tUWide DEF_IF_prev_enq_v_BIT_1761_09_THEN_prev_enq_v_BITS_ETC___d411;
  tUWide DEF_IF_req_ff_first_BIT_1761_0_THEN_req_ff_first_B_ETC___d237;
  tUWide DEF_IF_prev_enq_v_BIT_827_36_THEN_prev_enq_v_BITS__ETC___d438;
  tUWide DEF_IF_req_ff_first_BIT_827_50_THEN_req_ff_first_B_ETC___d254;
  tUWide DEF_IF_prev_enq_v_BIT_551_50_THEN_prev_enq_v_BITS__ETC___d452;
  tUWide DEF_IF_req_ff_first_BIT_551_67_THEN_req_ff_first_B_ETC___d263;
  tUWide DEF_IF_prev_enq_v_BIT_993_23_THEN_prev_enq_v_BITS__ETC___d425;
  tUWide DEF_IF_req_ff_first_BIT_993_21_THEN_req_ff_first_B_ETC___d247;
  tUWide DEF_prev_enq_v_BITS_1782_TO_1762_08_CONCAT_prev_en_ETC___d532;
  tUWide DEF_prev_enq_v_BIT_1761_09_CONCAT_IF_prev_enq_v_BI_ETC___d428;
  tUWide DEF_prev_enq_v_BIT_925_29_CONCAT_IF_prev_enq_v_BIT_ETC___d531;
  tUWide DEF_req_ff_first_BIT_1761_0_CONCAT_IF_req_ff_first_ETC___d308;
  tUWide DEF_req_ff_first_BIT_1761_0_CONCAT_IF_req_ff_first_ETC___d238;
  tUWide DEF_req_ff_first_BIT_1645_2_CONCAT_IF_req_ff_first_ETC___d249;
  tUWide DEF_req_ff_first_BIT_925_44_CONCAT_IF_req_ff_first_ETC___d273;
  tUWide DEF_req_ff_first_BIT_371_85_CONCAT_IF_req_ff_first_ETC___d307;
  tUWide DEF_prev_enq_v_BIT_876_33_CONCAT_IF_prev_enq_v_BIT_ETC___d463;
  tUWide DEF_prev_enq_v_BIT_361_68_CONCAT_IF_prev_enq_v_BIT_ETC___d530;
  tUWide DEF_prev_enq_v_BIT_1645_12_CONCAT_IF_prev_enq_v_BI_ETC___d415;
  tUWide DEF_prev_enq_v_BIT_1481_16_CONCAT_IF_prev_enq_v_BI_ETC___d427;
  tUWide DEF_req_ff_first_BIT_1481_3_CONCAT_IF_req_ff_first_ETC___d243;
  tUWide DEF_req_ff_first_BIT_1157_2_CONCAT_IF_req_ff_first_ETC___d248;
  tUWide DEF_prev_enq_v_BIT_1157_19_CONCAT_IF_prev_enq_v_BI_ETC___d422;
  tUWide DEF_prev_enq_v_BIT_993_23_CONCAT_IF_prev_enq_v_BIT_ETC___d426;
  tUWide DEF_req_ff_first_BIT_827_50_CONCAT_IF_req_ff_first_ETC___d272;
  tUWide DEF_prev_enq_v_BIT_827_36_CONCAT_IF_prev_enq_v_BIT_ETC___d439;
  tUWide DEF_prev_enq_v_BIT_714_40_CONCAT_IF_prev_enq_v_BIT_ETC___d462;
  tUWide DEF_req_ff_first_BIT_681_59_CONCAT_IF_req_ff_first_ETC___d271;
  tUWide DEF_req_ff_first_BIT_351_91_CONCAT_IF_req_ff_first_ETC___d306;
  tUWide DEF_prev_enq_v_BIT_341_75_CONCAT_IF_prev_enq_v_BIT_ETC___d529;
  tUWide DEF_req_ff_first_BIT_308_97_CONCAT_IF_req_ff_first_ETC___d305;
  tUWide DEF_prev_enq_v_BIT_681_43_CONCAT_IF_prev_enq_v_BIT_ETC___d446;
  tUWide DEF_prev_enq_v_BIT_616_47_CONCAT_IF_prev_enq_v_BIT_ETC___d461;
  tUWide DEF_prev_enq_v_BIT_275_82_CONCAT_IF_prev_enq_v_BIT_ETC___d528;
  tUWide DEF_req_ff_first_BIT_616_63_CONCAT_IF_req_ff_first_ETC___d261;
  tUWide DEF_req_ff_first_BIT_551_67_CONCAT_IF_req_ff_first_ETC___d270;
  tUWide DEF_req_ff_first_BIT_273_03_CONCAT_IF_req_ff_first_ETC___d304;
  tUWide DEF_prev_enq_v_BIT_256_89_CONCAT_IF_prev_enq_v_BIT_ETC___d527;
  tUWide DEF_req_ff_first_BIT_223_09_CONCAT_IF_req_ff_first_ETC___d303;
  tUWide DEF_prev_enq_v_BIT_190_96_CONCAT_IF_prev_enq_v_BIT_ETC___d526;
  tUWide DEF_prev_enq_v_BIT_551_50_CONCAT_IF_prev_enq_v_BIT_ETC___d453;
  tUWide DEF_prev_enq_v_BIT_446_54_CONCAT_IF_prev_enq_v_BIT_ETC___d460;
  tUWide DEF_req_ff_first_BIT_170_15_CONCAT_IF_req_ff_first_ETC___d302;
  tUWide DEF_prev_enq_v_BIT_137_03_CONCAT_IF_prev_enq_v_BIT_ETC___d525;
  tUWide DEF_req_ff_first_BIT_436_81_CONCAT_IF_req_ff_first_ETC___d269;
  tUWide DEF_req_ff_first_BIT_117_21_CONCAT_IF_req_ff_first_ETC___d301;
  tUWide DEF_prev_enq_v_BIT_68_10_CONCAT_IF_prev_enq_v_BIT__ETC___d524;
 
 /* Rules */
 public:
  void RL_rl_req();
  void RL_deparse_to_serializer();
 
 /* Methods */
 public:
  void METH_prev_enq(tUWide ARG_prev_enq_v);
  tUInt8 METH_RDY_prev_enq();
  tUInt8 METH_prev_notFull();
  tUInt8 METH_RDY_prev_notFull();
  void METH_writeServer_enq(tUWide ARG_writeServer_enq_v);
  tUInt8 METH_RDY_writeServer_enq();
  tUInt8 METH_writeServer_notFull();
  tUInt8 METH_RDY_writeServer_notFull();
  tUWide METH_writeClient_first();
  tUInt8 METH_RDY_writeClient_first();
  void METH_writeClient_deq();
  tUInt8 METH_RDY_writeClient_deq();
  tUInt8 METH_writeClient_notEmpty();
  tUInt8 METH_RDY_writeClient_notEmpty();
  void METH_set_verbosity(tUInt32 ARG_set_verbosity_verbosity);
  tUInt8 METH_RDY_set_verbosity();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkPacketModifier &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkPacketModifier &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkPacketModifier &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkPacketModifier &backing);
};

#endif /* ifndef __mkPacketModifier_h__ */
