{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709337914940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709337914945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 19:05:14 2024 " "Processing started: Fri Mar 01 19:05:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709337914945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337914945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337914945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709337915186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709337915186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/TwoToOneMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotooneencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotooneencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneEncoder " "Found entity 1: ThirtyTwoToOneEncoder" {  } { { "ThirtyTwoToOneEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToOneEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToFiveEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDR.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(72) " "Verilog HDL information at datapath_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709337920618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709337920623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR0 datapath.v(32) " "Verilog HDL Implicit Net warning at datapath.v(32): created implicit net for \"busInR0\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR1 datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"busInR1\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR2 datapath.v(34) " "Verilog HDL Implicit Net warning at datapath.v(34): created implicit net for \"busInR2\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR3 datapath.v(35) " "Verilog HDL Implicit Net warning at datapath.v(35): created implicit net for \"busInR3\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR4 datapath.v(36) " "Verilog HDL Implicit Net warning at datapath.v(36): created implicit net for \"busInR4\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR5 datapath.v(37) " "Verilog HDL Implicit Net warning at datapath.v(37): created implicit net for \"busInR5\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR6 datapath.v(38) " "Verilog HDL Implicit Net warning at datapath.v(38): created implicit net for \"busInR6\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR7 datapath.v(39) " "Verilog HDL Implicit Net warning at datapath.v(39): created implicit net for \"busInR7\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR8 datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"busInR8\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR9 datapath.v(41) " "Verilog HDL Implicit Net warning at datapath.v(41): created implicit net for \"busInR9\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR10 datapath.v(42) " "Verilog HDL Implicit Net warning at datapath.v(42): created implicit net for \"busInR10\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR11 datapath.v(43) " "Verilog HDL Implicit Net warning at datapath.v(43): created implicit net for \"busInR11\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR12 datapath.v(44) " "Verilog HDL Implicit Net warning at datapath.v(44): created implicit net for \"busInR12\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR13 datapath.v(45) " "Verilog HDL Implicit Net warning at datapath.v(45): created implicit net for \"busInR13\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR14 datapath.v(46) " "Verilog HDL Implicit Net warning at datapath.v(46): created implicit net for \"busInR14\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInR15 datapath.v(47) " "Verilog HDL Implicit Net warning at datapath.v(47): created implicit net for \"busInR15\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin datapath.v(51) " "Verilog HDL Implicit Net warning at datapath.v(51): created implicit net for \"ZHIin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOin datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"ZLOin\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain datapath.v(58) " "Verilog HDL Implicit Net warning at datapath.v(58): created implicit net for \"Mdatain\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout datapath.v(62) " "Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for \"Cout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortout datapath.v(62) " "Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for \"InPortout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout datapath.v(62) " "Verilog HDL Implicit Net warning at datapath.v(62): created implicit net for \"ZHighout\"" {  } { { "datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "St1 alu.v(17) " "Verilog HDL error at alu.v(17): object \"St1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709337920624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camer/School/Winter24/ELEC374/CPU-Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/camer/School/Winter24/ELEC374/CPU-Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920639 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709337920674 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 19:05:20 2024 " "Processing ended: Fri Mar 01 19:05:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709337920674 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709337920674 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709337920674 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709337920674 ""}
