/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [23:0] _02_;
  reg [4:0] _03_;
  reg [3:0] _04_;
  wire [25:0] _05_;
  wire [4:0] _06_;
  reg [4:0] _07_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [30:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_32z;
  wire [15:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [33:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [3:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(in_data[29] & celloutsig_0_0z);
  assign celloutsig_0_14z = ~(_00_ & celloutsig_0_8z);
  assign celloutsig_0_81z = ~((celloutsig_0_59z | celloutsig_0_32z[2]) & celloutsig_0_6z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[17] | celloutsig_0_7z) & celloutsig_0_5z);
  assign celloutsig_0_2z = ~((in_data[53] | celloutsig_0_1z[3]) & in_data[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_2z) & (in_data[77] | celloutsig_0_3z[27]));
  assign celloutsig_1_0z = ~((in_data[125] | in_data[117]) & (in_data[186] | in_data[163]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[3] | in_data[169]) & (celloutsig_1_2z[5] | celloutsig_1_1z[11]));
  assign celloutsig_1_18z = ~((celloutsig_1_1z[0] | celloutsig_1_13z[4]) & (celloutsig_1_11z | celloutsig_1_1z[10]));
  assign celloutsig_1_9z = celloutsig_1_7z[2] ^ celloutsig_1_6z[6];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 24'h000000;
    else _02_ <= { celloutsig_0_26z, celloutsig_0_11z[15:4], celloutsig_0_11z[8], celloutsig_0_11z[2:0], celloutsig_0_32z, celloutsig_0_4z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_23z[6:4], celloutsig_0_9z, celloutsig_0_14z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_15z[3:0];
  reg [25:0] _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 26'h0000000;
    else _21_ <= { in_data[41:22], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z };
  assign { _05_[25:11], _00_, _05_[9:0] } = _21_;
  reg [4:0] _22_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 5'h00;
    else _22_ <= { celloutsig_0_15z[7:6], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign { _01_, _06_[3:0] } = _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 5'h00;
    else _07_ <= in_data[18:14];
  assign celloutsig_1_2z = celloutsig_1_1z[8:2] & { celloutsig_1_1z[5:0], celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_11z[15:13], celloutsig_0_14z } & celloutsig_0_13z[8:5];
  assign celloutsig_1_6z = in_data[176:161] / { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[63:60] / { 1'h1, in_data[39:38], celloutsig_0_0z };
  assign celloutsig_0_36z = celloutsig_0_10z[8:0] == _02_[10:2];
  assign celloutsig_0_4z = in_data[49:46] === { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_10z[17:13], celloutsig_1_5z } === { celloutsig_1_2z[6:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_60z = { celloutsig_0_28z[9:2], celloutsig_0_26z } && { celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_58z, celloutsig_0_36z, celloutsig_0_30z };
  assign celloutsig_0_8z = { celloutsig_0_3z[13:12], celloutsig_0_5z, celloutsig_0_6z } && { celloutsig_0_3z[6:4], celloutsig_0_4z };
  assign celloutsig_0_58z = ! _07_[2:0];
  assign celloutsig_0_22z = ! { in_data[51:48], celloutsig_0_0z };
  assign celloutsig_0_59z = _06_[3:1] || celloutsig_0_57z[2:0];
  assign celloutsig_0_26z = celloutsig_0_11z[8] & ~(celloutsig_0_15z[30]);
  assign celloutsig_0_28z = { celloutsig_0_15z[25:16], celloutsig_0_6z } * celloutsig_0_3z[16:6];
  assign celloutsig_1_10z = - { celloutsig_1_6z[13:3], celloutsig_1_6z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_3z[32:30], celloutsig_0_0z };
  assign celloutsig_1_4z = & celloutsig_1_2z[6:1];
  assign celloutsig_1_19z = | celloutsig_1_12z[15:8];
  assign celloutsig_0_0z = ~^ in_data[7:5];
  assign celloutsig_0_41z = celloutsig_0_10z[8:4] << { in_data[84:83], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_2z };
  assign celloutsig_0_35z = _02_[23:8] >> { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_82z = celloutsig_0_35z[12:9] >> celloutsig_0_74z[3:0];
  assign celloutsig_1_1z = { in_data[119:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[170:157], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z } >> celloutsig_0_10z[10:0];
  assign celloutsig_0_23z = { celloutsig_0_21z[1], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z } >> { celloutsig_0_13z[9:0], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_15z[18:13] <<< in_data[30:25];
  assign celloutsig_0_57z = celloutsig_0_15z[13:4] <<< { in_data[32:28], _03_ };
  assign celloutsig_0_15z = { in_data[36:18], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_1z } <<< { in_data[23:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_5z[1:0], celloutsig_1_3z } ~^ in_data[143:141];
  assign celloutsig_1_13z = { celloutsig_1_1z[9:6], celloutsig_1_11z } ~^ celloutsig_1_2z[5:1];
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } ~^ { celloutsig_0_3z[12:3], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_74z = { celloutsig_0_8z, _04_, celloutsig_0_36z, celloutsig_0_60z } ^ { celloutsig_0_41z[4:3], _01_, _06_[3:0] };
  assign celloutsig_1_5z = { celloutsig_1_1z[6], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[108:105], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z } ^ { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_30z = in_data[60:57] ^ celloutsig_0_23z[3:0];
  assign { celloutsig_0_3z[4:1], celloutsig_0_3z[33:5] } = { celloutsig_0_1z, in_data[83:56], celloutsig_0_0z } ^ { in_data[48:45], in_data[77:49] };
  assign { celloutsig_0_11z[1], celloutsig_0_11z[2], celloutsig_0_11z[8], celloutsig_0_11z[15:9], celloutsig_0_11z[0], celloutsig_0_11z[7:4] } = ~ { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z[7:1], celloutsig_0_2z, celloutsig_0_1z };
  assign _05_[10] = _00_;
  assign _06_[4] = _01_;
  assign celloutsig_0_11z[3] = celloutsig_0_11z[8];
  assign celloutsig_0_3z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
