
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800200  00001078  0000110c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001078  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00800286  00800286  00001192  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001192  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  000011ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c4c  00000000  00000000  000014c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f96  00000000  00000000  00003112  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001760  00000000  00000000  000040a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000660  00000000  00000000  00005808  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006ca  00000000  00000000  00005e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c2f  00000000  00000000  00006532  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  00007161  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__vector_3>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	b2 c1       	rjmp	.+868    	; 0x3a2 <__vector_15>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	5c c3       	rjmp	.+1720   	; 0x71e <__vector_25>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	f1 c0       	rjmp	.+482    	; 0x258 <__vector_29>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	92 c2       	rjmp	.+1316   	; 0x5c2 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	fc 02       	muls	r31, r28
      e6:	4e 03       	fmul	r20, r22
      e8:	4e 03       	fmul	r20, r22
      ea:	4e 03       	fmul	r20, r22
      ec:	4e 03       	fmul	r20, r22
      ee:	4e 03       	fmul	r20, r22
      f0:	4e 03       	fmul	r20, r22
      f2:	4e 03       	fmul	r20, r22
      f4:	fc 02       	muls	r31, r28
      f6:	4e 03       	fmul	r20, r22
      f8:	4e 03       	fmul	r20, r22
      fa:	4e 03       	fmul	r20, r22
      fc:	4e 03       	fmul	r20, r22
      fe:	4e 03       	fmul	r20, r22
     100:	4e 03       	fmul	r20, r22
     102:	4e 03       	fmul	r20, r22
     104:	fe 02       	muls	r31, r30
     106:	4e 03       	fmul	r20, r22
     108:	4e 03       	fmul	r20, r22
     10a:	4e 03       	fmul	r20, r22
     10c:	4e 03       	fmul	r20, r22
     10e:	4e 03       	fmul	r20, r22
     110:	4e 03       	fmul	r20, r22
     112:	4e 03       	fmul	r20, r22
     114:	4e 03       	fmul	r20, r22
     116:	4e 03       	fmul	r20, r22
     118:	4e 03       	fmul	r20, r22
     11a:	4e 03       	fmul	r20, r22
     11c:	4e 03       	fmul	r20, r22
     11e:	4e 03       	fmul	r20, r22
     120:	4e 03       	fmul	r20, r22
     122:	4e 03       	fmul	r20, r22
     124:	fe 02       	muls	r31, r30
     126:	4e 03       	fmul	r20, r22
     128:	4e 03       	fmul	r20, r22
     12a:	4e 03       	fmul	r20, r22
     12c:	4e 03       	fmul	r20, r22
     12e:	4e 03       	fmul	r20, r22
     130:	4e 03       	fmul	r20, r22
     132:	4e 03       	fmul	r20, r22
     134:	4e 03       	fmul	r20, r22
     136:	4e 03       	fmul	r20, r22
     138:	4e 03       	fmul	r20, r22
     13a:	4e 03       	fmul	r20, r22
     13c:	4e 03       	fmul	r20, r22
     13e:	4e 03       	fmul	r20, r22
     140:	4e 03       	fmul	r20, r22
     142:	4e 03       	fmul	r20, r22
     144:	4a 03       	fmul	r20, r18
     146:	4e 03       	fmul	r20, r22
     148:	4e 03       	fmul	r20, r22
     14a:	4e 03       	fmul	r20, r22
     14c:	4e 03       	fmul	r20, r22
     14e:	4e 03       	fmul	r20, r22
     150:	4e 03       	fmul	r20, r22
     152:	4e 03       	fmul	r20, r22
     154:	27 03       	mulsu	r18, r23
     156:	4e 03       	fmul	r20, r22
     158:	4e 03       	fmul	r20, r22
     15a:	4e 03       	fmul	r20, r22
     15c:	4e 03       	fmul	r20, r22
     15e:	4e 03       	fmul	r20, r22
     160:	4e 03       	fmul	r20, r22
     162:	4e 03       	fmul	r20, r22
     164:	4e 03       	fmul	r20, r22
     166:	4e 03       	fmul	r20, r22
     168:	4e 03       	fmul	r20, r22
     16a:	4e 03       	fmul	r20, r22
     16c:	4e 03       	fmul	r20, r22
     16e:	4e 03       	fmul	r20, r22
     170:	4e 03       	fmul	r20, r22
     172:	4e 03       	fmul	r20, r22
     174:	1b 03       	fmul	r17, r19
     176:	4e 03       	fmul	r20, r22
     178:	4e 03       	fmul	r20, r22
     17a:	4e 03       	fmul	r20, r22
     17c:	4e 03       	fmul	r20, r22
     17e:	4e 03       	fmul	r20, r22
     180:	4e 03       	fmul	r20, r22
     182:	4e 03       	fmul	r20, r22
     184:	39 03       	fmul	r19, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e7       	ldi	r30, 0x78	; 120
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 38       	cpi	r26, 0x86	; 134
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e8       	ldi	r26, 0x86	; 134
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 39       	cpi	r26, 0x9E	; 158
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	da d2       	rcall	.+1460   	; 0x776 <main>
     1c2:	58 c7       	rjmp	.+3760   	; 0x1074 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <__vector_3>:
}




ISR(INT2_vect){
     1c6:	1f 92       	push	r1
     1c8:	0f 92       	push	r0
     1ca:	0f b6       	in	r0, 0x3f	; 63
     1cc:	0f 92       	push	r0
     1ce:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d0:	10 92 93 02 	sts	0x0293, r1
     1d4:	0f 90       	pop	r0
     1d6:	0f be       	out	0x3f, r0	; 63
     1d8:	0f 90       	pop	r0
     1da:	1f 90       	pop	r1
     1dc:	18 95       	reti

000001de <CAN_init>:
#include <stdio.h>
#include "CAN.h"

void CAN_init(void){
	//MCP2515_reset();
	MCP2515_init();
     1de:	71 d0       	rcall	.+226    	; 0x2c2 <MCP2515_init>
	MCP2515_bit_modify(MCP_RXB0CTRL,0b01100100, 0b01100000);
     1e0:	40 e6       	ldi	r20, 0x60	; 96
     1e2:	64 e6       	ldi	r22, 0x64	; 100
     1e4:	80 e6       	ldi	r24, 0x60	; 96
     1e6:	54 d0       	rcall	.+168    	; 0x290 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_CANCTRL,MODE_MASK, MODE_NORMAL);
     1e8:	40 e0       	ldi	r20, 0x00	; 0
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	50 d0       	rcall	.+160    	; 0x290 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_CANINTE,0b00000001,0xff);
     1f0:	4f ef       	ldi	r20, 0xFF	; 255
     1f2:	61 e0       	ldi	r22, 0x01	; 1
     1f4:	8b e2       	ldi	r24, 0x2B	; 43
     1f6:	4c d0       	rcall	.+152    	; 0x290 <MCP2515_bit_modify>
	MCP2515_bit_modify(0x60,0b01100000,0xff);
     1f8:	4f ef       	ldi	r20, 0xFF	; 255
     1fa:	60 e6       	ldi	r22, 0x60	; 96
     1fc:	80 e6       	ldi	r24, 0x60	; 96
     1fe:	48 c0       	rjmp	.+144    	; 0x290 <MCP2515_bit_modify>
     200:	08 95       	ret

00000202 <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     202:	78 94       	sei
	TWI_Master_Initialise();
     204:	b2 c1       	rjmp	.+868    	; 0x56a <TWI_Master_Initialise>
     206:	08 95       	ret

00000208 <DAC_write>:
}

void DAC_write(uint8_t data){
     208:	cf 93       	push	r28
     20a:	df 93       	push	r29
     20c:	00 d0       	rcall	.+0      	; 0x20e <DAC_write+0x6>
     20e:	cd b7       	in	r28, 0x3d	; 61
     210:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     212:	9e e5       	ldi	r25, 0x5E	; 94
     214:	99 83       	std	Y+1, r25	; 0x01
     216:	1a 82       	std	Y+2, r1	; 0x02
     218:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     21a:	63 e0       	ldi	r22, 0x03	; 3
     21c:	ce 01       	movw	r24, r28
     21e:	01 96       	adiw	r24, 0x01	; 1
     220:	ae d1       	rcall	.+860    	; 0x57e <TWI_Start_Transceiver_With_Data>
     222:	0f 90       	pop	r0
     224:	0f 90       	pop	r0
     226:	0f 90       	pop	r0
     228:	df 91       	pop	r29
     22a:	cf 91       	pop	r28
     22c:	08 95       	ret

0000022e <IR_init>:
	};
		
		
	return 0;
	
	}
     22e:	ea e7       	ldi	r30, 0x7A	; 122
     230:	f0 e0       	ldi	r31, 0x00	; 0
     232:	80 81       	ld	r24, Z
     234:	87 68       	ori	r24, 0x87	; 135
     236:	80 83       	st	Z, r24
     238:	80 98       	cbi	0x10, 0	; 16
     23a:	ec e7       	ldi	r30, 0x7C	; 124
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	80 64       	ori	r24, 0x40	; 64
     242:	80 83       	st	Z, r24
     244:	78 94       	sei
     246:	ea e7       	ldi	r30, 0x7A	; 122
     248:	f0 e0       	ldi	r31, 0x00	; 0
     24a:	80 81       	ld	r24, Z
     24c:	88 60       	ori	r24, 0x08	; 8
     24e:	80 83       	st	Z, r24
     250:	80 81       	ld	r24, Z
     252:	8f 7e       	andi	r24, 0xEF	; 239
     254:	80 83       	st	Z, r24
     256:	08 95       	ret

00000258 <__vector_29>:
	
ISR(ADC_vect){
     258:	1f 92       	push	r1
     25a:	0f 92       	push	r0
     25c:	0f b6       	in	r0, 0x3f	; 63
     25e:	0f 92       	push	r0
     260:	11 24       	eor	r1, r1
     262:	8f 93       	push	r24
	IR_intflag = true;
     264:	81 e0       	ldi	r24, 0x01	; 1
     266:	80 93 86 02 	sts	0x0286, r24
     26a:	8f 91       	pop	r24
     26c:	0f 90       	pop	r0
     26e:	0f be       	out	0x3f, r0	; 63
     270:	0f 90       	pop	r0
     272:	1f 90       	pop	r1
     274:	18 95       	reti

00000276 <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     276:	cf 93       	push	r28
     278:	c8 2f       	mov	r28, r24
     27a:	73 d1       	rcall	.+742    	; 0x562 <SPI_enable_chipselect>
     27c:	83 e0       	ldi	r24, 0x03	; 3
     27e:	68 d1       	rcall	.+720    	; 0x550 <SPI_send>
     280:	8c 2f       	mov	r24, r28
     282:	66 d1       	rcall	.+716    	; 0x550 <SPI_send>
     284:	6a d1       	rcall	.+724    	; 0x55a <SPI_read>
     286:	c8 2f       	mov	r28, r24
     288:	6e d1       	rcall	.+732    	; 0x566 <SPI_disable_chipselect>
     28a:	8c 2f       	mov	r24, r28
     28c:	cf 91       	pop	r28
     28e:	08 95       	ret

00000290 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     290:	1f 93       	push	r17
     292:	cf 93       	push	r28
     294:	df 93       	push	r29
     296:	18 2f       	mov	r17, r24
     298:	d6 2f       	mov	r29, r22
     29a:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     29c:	62 d1       	rcall	.+708    	; 0x562 <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     29e:	85 e0       	ldi	r24, 0x05	; 5
     2a0:	57 d1       	rcall	.+686    	; 0x550 <SPI_send>
	SPI_send(addr);
     2a2:	81 2f       	mov	r24, r17
     2a4:	55 d1       	rcall	.+682    	; 0x550 <SPI_send>
	SPI_send(maskbyte);
     2a6:	8d 2f       	mov	r24, r29
     2a8:	53 d1       	rcall	.+678    	; 0x550 <SPI_send>
	SPI_send(databyte);
     2aa:	8c 2f       	mov	r24, r28
     2ac:	51 d1       	rcall	.+674    	; 0x550 <SPI_send>
	
	SPI_disable_chipselect();
     2ae:	5b d1       	rcall	.+694    	; 0x566 <SPI_disable_chipselect>
	
}
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	1f 91       	pop	r17
     2b6:	08 95       	ret

000002b8 <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     2b8:	54 d1       	rcall	.+680    	; 0x562 <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     2ba:	80 ec       	ldi	r24, 0xC0	; 192
     2bc:	49 d1       	rcall	.+658    	; 0x550 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     2be:	53 c1       	rjmp	.+678    	; 0x566 <SPI_disable_chipselect>
     2c0:	08 95       	ret

000002c2 <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     2c2:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     2c4:	3c d1       	rcall	.+632    	; 0x53e <SPI_init>
	
	MCP2515_reset();
     2c6:	f8 df       	rcall	.-16     	; 0x2b8 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2c8:	8f e9       	ldi	r24, 0x9F	; 159
     2ca:	9f e0       	ldi	r25, 0x0F	; 15
     2cc:	01 97       	sbiw	r24, 0x01	; 1
     2ce:	f1 f7       	brne	.-4      	; 0x2cc <MCP2515_init+0xa>
     2d0:	00 c0       	rjmp	.+0      	; 0x2d2 <MCP2515_init+0x10>
     2d2:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	61 e0       	ldi	r22, 0x01	; 1
     2d8:	8b e2       	ldi	r24, 0x2B	; 43
     2da:	da df       	rcall	.-76     	; 0x290 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     2dc:	8e e0       	ldi	r24, 0x0E	; 14
     2de:	cb df       	rcall	.-106    	; 0x276 <MCP2515_read>
     2e0:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     2e2:	1f 92       	push	r1
     2e4:	8f 93       	push	r24
     2e6:	27 e0       	ldi	r18, 0x07	; 7
     2e8:	32 e0       	ldi	r19, 0x02	; 2
     2ea:	3f 93       	push	r19
     2ec:	2f 93       	push	r18
     2ee:	cf d3       	rcall	.+1950   	; 0xa8e <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     2f0:	c0 7e       	andi	r28, 0xE0	; 224
     2f2:	0f 90       	pop	r0
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	c0 38       	cpi	r28, 0x80	; 128
     2fc:	29 f0       	breq	.+10     	; 0x308 <MCP2515_init+0x46>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     2fe:	81 e1       	ldi	r24, 0x11	; 17
     300:	92 e0       	ldi	r25, 0x02	; 2
     302:	d6 d3       	rcall	.+1964   	; 0xab0 <puts>
		return 1;
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	01 c0       	rjmp	.+2      	; 0x30a <MCP2515_init+0x48>
	}
	
	
	
	return 0;
     308:	80 e0       	ldi	r24, 0x00	; 0
}
     30a:	cf 91       	pop	r28
     30c:	08 95       	ret

0000030e <MOTOR_init>:
max = -8284
min = */

void MOTOR_init(void) {
	//Setting output-pins:
	DDRH |= (1<<DDH1)
     30e:	e1 e0       	ldi	r30, 0x01	; 1
     310:	f1 e0       	ldi	r31, 0x01	; 1
     312:	80 81       	ld	r24, Z
     314:	8a 67       	ori	r24, 0x7A	; 122
     316:	80 83       	st	Z, r24
	|  (1<<DDH3)
	|  (1<<DDH4)
	|  (1<<DDH5)
	|  (1<<DDH6);
	TWI_Master_Initialise();
     318:	28 d1       	rcall	.+592    	; 0x56a <TWI_Master_Initialise>
	PORTH |= (1<<EN)		//Enable motor
     31a:	e2 e0       	ldi	r30, 0x02	; 2
     31c:	f1 e0       	ldi	r31, 0x01	; 1
     31e:	80 81       	ld	r24, Z
     320:	82 61       	ori	r24, 0x12	; 18
     322:	80 83       	st	Z, r24
		  |  (1<<DIR);		//Motor direction
	PORTH &=  ~(1<<_RST);		//Counter reset
     324:	80 81       	ld	r24, Z
     326:	8f 7b       	andi	r24, 0xBF	; 191
     328:	80 83       	st	Z, r24
	PORTH |=  (1<<_RST);
     32a:	80 81       	ld	r24, Z
     32c:	80 64       	ori	r24, 0x40	; 64
     32e:	80 83       	st	Z, r24
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     330:	80 81       	ld	r24, Z
     332:	8f 7d       	andi	r24, 0xDF	; 223
     334:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     336:	80 81       	ld	r24, Z
     338:	87 7f       	andi	r24, 0xF7	; 247
     33a:	80 83       	st	Z, r24
     33c:	08 95       	ret

0000033e <MOTOR_read>:



uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     33e:	e2 e0       	ldi	r30, 0x02	; 2
     340:	f1 e0       	ldi	r31, 0x01	; 1
     342:	80 81       	ld	r24, Z
     344:	8f 7d       	andi	r24, 0xDF	; 223
     346:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     348:	80 81       	ld	r24, Z
     34a:	87 7f       	andi	r24, 0xF7	; 247
     34c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     34e:	85 e8       	ldi	r24, 0x85	; 133
     350:	8a 95       	dec	r24
     352:	f1 f7       	brne	.-4      	; 0x350 <MOTOR_read+0x12>
     354:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     356:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     35a:	80 81       	ld	r24, Z
     35c:	88 60       	ori	r24, 0x08	; 8
     35e:	80 83       	st	Z, r24
     360:	85 e8       	ldi	r24, 0x85	; 133
     362:	8a 95       	dec	r24
     364:	f1 f7       	brne	.-4      	; 0x362 <MOTOR_read+0x24>
     366:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     368:	80 91 06 01 	lds	r24, 0x0106
	PORTH &= ~(1<<_RST);
     36c:	90 81       	ld	r25, Z
     36e:	9f 7b       	andi	r25, 0xBF	; 191
     370:	90 83       	st	Z, r25
	PORTH |=  (1<<_RST);
     372:	90 81       	ld	r25, Z
     374:	90 64       	ori	r25, 0x40	; 64
     376:	90 83       	st	Z, r25
	PORTH |= (1<<_OE);
     378:	90 81       	ld	r25, Z
     37a:	90 62       	ori	r25, 0x20	; 32
     37c:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     37e:	90 e0       	ldi	r25, 0x00	; 0
	
}
     380:	92 2b       	or	r25, r18
     382:	08 95       	ret

00000384 <MOTOR_write>:


void MOTOR_write(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     384:	61 30       	cpi	r22, 0x01	; 1
     386:	31 f4       	brne	.+12     	; 0x394 <MOTOR_write+0x10>
		PORTH |= (1<<PH1);
     388:	e2 e0       	ldi	r30, 0x02	; 2
     38a:	f1 e0       	ldi	r31, 0x01	; 1
     38c:	90 81       	ld	r25, Z
     38e:	92 60       	ori	r25, 0x02	; 2
     390:	90 83       	st	Z, r25
     392:	05 c0       	rjmp	.+10     	; 0x39e <MOTOR_write+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     394:	e2 e0       	ldi	r30, 0x02	; 2
     396:	f1 e0       	ldi	r31, 0x01	; 1
     398:	90 81       	ld	r25, Z
     39a:	9d 7f       	andi	r25, 0xFD	; 253
     39c:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     39e:	34 cf       	rjmp	.-408    	; 0x208 <DAC_write>
     3a0:	08 95       	ret

000003a2 <__vector_15>:
//static uint8_t left_ref = 0;
//static uint8_t mid_ref = 127;
//static uint8_t scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     3a2:	1f 92       	push	r1
     3a4:	0f 92       	push	r0
     3a6:	0f b6       	in	r0, 0x3f	; 63
     3a8:	0f 92       	push	r0
     3aa:	11 24       	eor	r1, r1
	//
	//MOTOR_write(abs(gain),dir);
	

	
}
     3ac:	0f 90       	pop	r0
     3ae:	0f be       	out	0x3f, r0	; 63
     3b0:	0f 90       	pop	r0
     3b2:	1f 90       	pop	r1
     3b4:	18 95       	reti

000003b6 <PID_init>:


void PID_init(void){
     3b6:	0f 93       	push	r16
     3b8:	1f 93       	push	r17
     3ba:	cf 93       	push	r28
     3bc:	df 93       	push	r29
	
	MOTOR_write(127,LEFT);
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	8f e7       	ldi	r24, 0x7F	; 127
     3c2:	e0 df       	rcall	.-64     	; 0x384 <MOTOR_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3c4:	2f ef       	ldi	r18, 0xFF	; 255
     3c6:	89 e6       	ldi	r24, 0x69	; 105
     3c8:	98 e1       	ldi	r25, 0x18	; 24
     3ca:	21 50       	subi	r18, 0x01	; 1
     3cc:	80 40       	sbci	r24, 0x00	; 0
     3ce:	90 40       	sbci	r25, 0x00	; 0
     3d0:	e1 f7       	brne	.-8      	; 0x3ca <PID_init+0x14>
     3d2:	00 c0       	rjmp	.+0      	; 0x3d4 <PID_init+0x1e>
     3d4:	00 00       	nop
	_delay_ms(500);
	MOTOR_write(0,LEFT);
     3d6:	60 e0       	ldi	r22, 0x00	; 0
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	d4 df       	rcall	.-88     	; 0x384 <MOTOR_write>
	rot_max = MOTOR_read();
     3dc:	b0 df       	rcall	.-160    	; 0x33e <MOTOR_read>
     3de:	90 93 8a 02 	sts	0x028A, r25
     3e2:	80 93 89 02 	sts	0x0289, r24
     3e6:	2f ef       	ldi	r18, 0xFF	; 255
     3e8:	87 ea       	ldi	r24, 0xA7	; 167
     3ea:	91 e6       	ldi	r25, 0x61	; 97
     3ec:	21 50       	subi	r18, 0x01	; 1
     3ee:	80 40       	sbci	r24, 0x00	; 0
     3f0:	90 40       	sbci	r25, 0x00	; 0
     3f2:	e1 f7       	brne	.-8      	; 0x3ec <PID_init+0x36>
     3f4:	00 c0       	rjmp	.+0      	; 0x3f6 <PID_init+0x40>
     3f6:	00 00       	nop
	_delay_ms(2000);
	
	
	MOTOR_write(127,RIGHT);
     3f8:	61 e0       	ldi	r22, 0x01	; 1
     3fa:	8f e7       	ldi	r24, 0x7F	; 127
     3fc:	c3 df       	rcall	.-122    	; 0x384 <MOTOR_write>
     3fe:	2f ef       	ldi	r18, 0xFF	; 255
     400:	89 e6       	ldi	r24, 0x69	; 105
     402:	98 e1       	ldi	r25, 0x18	; 24
     404:	21 50       	subi	r18, 0x01	; 1
     406:	80 40       	sbci	r24, 0x00	; 0
     408:	90 40       	sbci	r25, 0x00	; 0
     40a:	e1 f7       	brne	.-8      	; 0x404 <PID_init+0x4e>
     40c:	00 c0       	rjmp	.+0      	; 0x40e <PID_init+0x58>
     40e:	00 00       	nop
	_delay_ms(500);
	MOTOR_write(0,RIGHT);
     410:	61 e0       	ldi	r22, 0x01	; 1
     412:	80 e0       	ldi	r24, 0x00	; 0
     414:	b7 df       	rcall	.-146    	; 0x384 <MOTOR_write>
	rot_min = MOTOR_read();
     416:	93 df       	rcall	.-218    	; 0x33e <MOTOR_read>
     418:	90 93 88 02 	sts	0x0288, r25
     41c:	80 93 87 02 	sts	0x0287, r24
	printf("MOTOR_read() = %d\n", MOTOR_read());
     420:	8e df       	rcall	.-228    	; 0x33e <MOTOR_read>
     422:	9f 93       	push	r25
     424:	8f 93       	push	r24
     426:	83 e4       	ldi	r24, 0x43	; 67
     428:	92 e0       	ldi	r25, 0x02	; 2
     42a:	9f 93       	push	r25
     42c:	8f 93       	push	r24
     42e:	2f d3       	rcall	.+1630   	; 0xa8e <printf>
     430:	2f ef       	ldi	r18, 0xFF	; 255
     432:	87 ea       	ldi	r24, 0xA7	; 167
     434:	91 e6       	ldi	r25, 0x61	; 97
     436:	21 50       	subi	r18, 0x01	; 1
     438:	80 40       	sbci	r24, 0x00	; 0
     43a:	90 40       	sbci	r25, 0x00	; 0
     43c:	e1 f7       	brne	.-8      	; 0x436 <PID_init+0x80>
     43e:	00 c0       	rjmp	.+0      	; 0x440 <PID_init+0x8a>
     440:	00 00       	nop
	_delay_ms(2000);
	
	
	MOTOR_write(127,LEFT);
     442:	60 e0       	ldi	r22, 0x00	; 0
     444:	8f e7       	ldi	r24, 0x7F	; 127
     446:	9e df       	rcall	.-196    	; 0x384 <MOTOR_write>
     448:	2f ef       	ldi	r18, 0xFF	; 255
     44a:	8a e6       	ldi	r24, 0x6A	; 106
     44c:	93 e0       	ldi	r25, 0x03	; 3
     44e:	21 50       	subi	r18, 0x01	; 1
     450:	80 40       	sbci	r24, 0x00	; 0
     452:	90 40       	sbci	r25, 0x00	; 0
     454:	e1 f7       	brne	.-8      	; 0x44e <PID_init+0x98>
     456:	00 c0       	rjmp	.+0      	; 0x458 <PID_init+0xa2>
     458:	00 00       	nop
	_delay_ms(70);
	MOTOR_write(0,LEFT);
     45a:	60 e0       	ldi	r22, 0x00	; 0
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	92 df       	rcall	.-220    	; 0x384 <MOTOR_write>
	printf("rot_max = %d\n", rot_max);
	
	printf("MOTOR_read() = %d\n", MOTOR_read());
	printf("(rot_max+rot_min)/2 = %d\n", (rot_max+rot_min)/2);*/

	while(MOTOR_read() < (rot_max+rot_min)/2) {
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
     464:	0f 90       	pop	r0
     466:	0f 90       	pop	r0
		printf("(rot_max+rot_min)/2 = %d\n", (rot_max+rot_min)/2);
     468:	06 e5       	ldi	r16, 0x56	; 86
     46a:	12 e0       	ldi	r17, 0x02	; 2
		printf("MOTOR_read() = %d\n\n\n", MOTOR_read());
     46c:	c0 e7       	ldi	r28, 0x70	; 112
     46e:	d2 e0       	ldi	r29, 0x02	; 2
	printf("rot_max = %d\n", rot_max);
	
	printf("MOTOR_read() = %d\n", MOTOR_read());
	printf("(rot_max+rot_min)/2 = %d\n", (rot_max+rot_min)/2);*/

	while(MOTOR_read() < (rot_max+rot_min)/2) {
     470:	16 c0       	rjmp	.+44     	; 0x49e <PID_init+0xe8>
		printf("(rot_max+rot_min)/2 = %d\n", (rot_max+rot_min)/2);
     472:	3f 93       	push	r19
     474:	2f 93       	push	r18
     476:	1f 93       	push	r17
     478:	0f 93       	push	r16
     47a:	09 d3       	rcall	.+1554   	; 0xa8e <printf>
		printf("MOTOR_read() = %d\n\n\n", MOTOR_read());
     47c:	60 df       	rcall	.-320    	; 0x33e <MOTOR_read>
     47e:	9f 93       	push	r25
     480:	8f 93       	push	r24
     482:	df 93       	push	r29
     484:	cf 93       	push	r28
     486:	03 d3       	rcall	.+1542   	; 0xa8e <printf>
		MOTOR_write(127,LEFT);
     488:	60 e0       	ldi	r22, 0x00	; 0
     48a:	8f e7       	ldi	r24, 0x7F	; 127
     48c:	7b df       	rcall	.-266    	; 0x384 <MOTOR_write>
     48e:	8d b7       	in	r24, 0x3d	; 61
     490:	9e b7       	in	r25, 0x3e	; 62
     492:	08 96       	adiw	r24, 0x08	; 8
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	f8 94       	cli
     498:	9e bf       	out	0x3e, r25	; 62
     49a:	0f be       	out	0x3f, r0	; 63
     49c:	8d bf       	out	0x3d, r24	; 61
	printf("rot_max = %d\n", rot_max);
	
	printf("MOTOR_read() = %d\n", MOTOR_read());
	printf("(rot_max+rot_min)/2 = %d\n", (rot_max+rot_min)/2);*/

	while(MOTOR_read() < (rot_max+rot_min)/2) {
     49e:	4f df       	rcall	.-354    	; 0x33e <MOTOR_read>
     4a0:	40 91 89 02 	lds	r20, 0x0289
     4a4:	50 91 8a 02 	lds	r21, 0x028A
     4a8:	20 91 87 02 	lds	r18, 0x0287
     4ac:	30 91 88 02 	lds	r19, 0x0288
     4b0:	24 0f       	add	r18, r20
     4b2:	35 1f       	adc	r19, r21
     4b4:	33 23       	and	r19, r19
     4b6:	14 f4       	brge	.+4      	; 0x4bc <PID_init+0x106>
     4b8:	2f 5f       	subi	r18, 0xFF	; 255
     4ba:	3f 4f       	sbci	r19, 0xFF	; 255
     4bc:	35 95       	asr	r19
     4be:	27 95       	ror	r18
     4c0:	82 17       	cp	r24, r18
     4c2:	93 07       	cpc	r25, r19
     4c4:	b0 f2       	brcs	.-84     	; 0x472 <PID_init+0xbc>
		printf("(rot_max+rot_min)/2 = %d\n", (rot_max+rot_min)/2);
		printf("MOTOR_read() = %d\n\n\n", MOTOR_read());
		MOTOR_write(127,LEFT);
	}
	MOTOR_write(0,LEFT);
     4c6:	60 e0       	ldi	r22, 0x00	; 0
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	5c df       	rcall	.-328    	; 0x384 <MOTOR_write>
		MOTOR_write(70,LEFT);
	}
	
	//MOTOR_write(0,right);*/
	
	cli();
     4cc:	f8 94       	cli
	
	TIMSK2=(1<<TOIE2);
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	80 93 70 00 	sts	0x0070, r24
	
	
	// start timer2 with /1024 prescaler --> dt = 0.016
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     4d4:	87 e0       	ldi	r24, 0x07	; 7
     4d6:	80 93 b1 00 	sts	0x00B1, r24
	
	sei();
     4da:	78 94       	sei
	
}
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16
     4e4:	08 95       	ret

000004e6 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     4e6:	a0 e8       	ldi	r26, 0x80	; 128
     4e8:	b0 e0       	ldi	r27, 0x00	; 0
     4ea:	8c 91       	ld	r24, X
     4ec:	8e 7f       	andi	r24, 0xFE	; 254
     4ee:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     4f0:	8c 91       	ld	r24, X
     4f2:	82 60       	ori	r24, 0x02	; 2
     4f4:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     4f6:	e1 e8       	ldi	r30, 0x81	; 129
     4f8:	f0 e0       	ldi	r31, 0x00	; 0
     4fa:	80 81       	ld	r24, Z
     4fc:	88 60       	ori	r24, 0x08	; 8
     4fe:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     500:	80 81       	ld	r24, Z
     502:	80 61       	ori	r24, 0x10	; 16
     504:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     506:	8c 91       	ld	r24, X
     508:	80 68       	ori	r24, 0x80	; 128
     50a:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     50c:	80 81       	ld	r24, Z
     50e:	84 60       	ori	r24, 0x04	; 4
     510:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     512:	80 81       	ld	r24, Z
     514:	8d 7f       	andi	r24, 0xFD	; 253
     516:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     518:	80 81       	ld	r24, Z
     51a:	81 60       	ori	r24, 0x01	; 1
     51c:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     51e:	88 e3       	ldi	r24, 0x38	; 56
     520:	91 e0       	ldi	r25, 0x01	; 1
     522:	90 93 87 00 	sts	0x0087, r25
     526:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     52a:	85 e1       	ldi	r24, 0x15	; 21
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	90 93 89 00 	sts	0x0089, r25
     532:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     536:	25 9a       	sbi	0x04, 5	; 4
     538:	08 95       	ret

0000053a <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     53a:	24 9a       	sbi	0x04, 4	; 4
     53c:	08 95       	ret

0000053e <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     53e:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     540:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     542:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     544:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     546:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     548:	8c b5       	in	r24, 0x2c	; 44
     54a:	81 65       	ori	r24, 0x51	; 81
     54c:	8c bd       	out	0x2c, r24	; 44
     54e:	08 95       	ret

00000550 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     550:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     552:	0d b4       	in	r0, 0x2d	; 45
     554:	07 fe       	sbrs	r0, 7
     556:	fd cf       	rjmp	.-6      	; 0x552 <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     558:	08 95       	ret

0000055a <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	f9 df       	rcall	.-14     	; 0x550 <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     55e:	8e b5       	in	r24, 0x2e	; 46
	
}
     560:	08 95       	ret

00000562 <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     562:	2f 98       	cbi	0x05, 7	; 5
     564:	08 95       	ret

00000566 <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     566:	2f 9a       	sbi	0x05, 7	; 5
     568:	08 95       	ret

0000056a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     56a:	8c e0       	ldi	r24, 0x0C	; 12
     56c:	80 93 b8 00 	sts	0x00B8, r24
     570:	8f ef       	ldi	r24, 0xFF	; 255
     572:	80 93 bb 00 	sts	0x00BB, r24
     576:	84 e0       	ldi	r24, 0x04	; 4
     578:	80 93 bc 00 	sts	0x00BC, r24
     57c:	08 95       	ret

0000057e <TWI_Start_Transceiver_With_Data>:
     57e:	ec eb       	ldi	r30, 0xBC	; 188
     580:	f0 e0       	ldi	r31, 0x00	; 0
     582:	20 81       	ld	r18, Z
     584:	20 fd       	sbrc	r18, 0
     586:	fd cf       	rjmp	.-6      	; 0x582 <TWI_Start_Transceiver_With_Data+0x4>
     588:	60 93 8d 02 	sts	0x028D, r22
     58c:	fc 01       	movw	r30, r24
     58e:	20 81       	ld	r18, Z
     590:	20 93 8e 02 	sts	0x028E, r18
     594:	20 fd       	sbrc	r18, 0
     596:	0c c0       	rjmp	.+24     	; 0x5b0 <TWI_Start_Transceiver_With_Data+0x32>
     598:	62 30       	cpi	r22, 0x02	; 2
     59a:	50 f0       	brcs	.+20     	; 0x5b0 <TWI_Start_Transceiver_With_Data+0x32>
     59c:	dc 01       	movw	r26, r24
     59e:	11 96       	adiw	r26, 0x01	; 1
     5a0:	ef e8       	ldi	r30, 0x8F	; 143
     5a2:	f2 e0       	ldi	r31, 0x02	; 2
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	9d 91       	ld	r25, X+
     5a8:	91 93       	st	Z+, r25
     5aa:	8f 5f       	subi	r24, 0xFF	; 255
     5ac:	86 13       	cpse	r24, r22
     5ae:	fb cf       	rjmp	.-10     	; 0x5a6 <TWI_Start_Transceiver_With_Data+0x28>
     5b0:	10 92 8c 02 	sts	0x028C, r1
     5b4:	88 ef       	ldi	r24, 0xF8	; 248
     5b6:	80 93 06 02 	sts	0x0206, r24
     5ba:	85 ea       	ldi	r24, 0xA5	; 165
     5bc:	80 93 bc 00 	sts	0x00BC, r24
     5c0:	08 95       	ret

000005c2 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     5c2:	1f 92       	push	r1
     5c4:	0f 92       	push	r0
     5c6:	0f b6       	in	r0, 0x3f	; 63
     5c8:	0f 92       	push	r0
     5ca:	11 24       	eor	r1, r1
     5cc:	0b b6       	in	r0, 0x3b	; 59
     5ce:	0f 92       	push	r0
     5d0:	2f 93       	push	r18
     5d2:	3f 93       	push	r19
     5d4:	8f 93       	push	r24
     5d6:	9f 93       	push	r25
     5d8:	af 93       	push	r26
     5da:	bf 93       	push	r27
     5dc:	ef 93       	push	r30
     5de:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     5e0:	80 91 b9 00 	lds	r24, 0x00B9
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	fc 01       	movw	r30, r24
     5e8:	38 97       	sbiw	r30, 0x08	; 8
     5ea:	e1 35       	cpi	r30, 0x51	; 81
     5ec:	f1 05       	cpc	r31, r1
     5ee:	08 f0       	brcs	.+2      	; 0x5f2 <__vector_39+0x30>
     5f0:	55 c0       	rjmp	.+170    	; 0x69c <__vector_39+0xda>
     5f2:	ee 58       	subi	r30, 0x8E	; 142
     5f4:	ff 4f       	sbci	r31, 0xFF	; 255
     5f6:	d4 c0       	rjmp	.+424    	; 0x7a0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     5f8:	10 92 8b 02 	sts	0x028B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     5fc:	e0 91 8b 02 	lds	r30, 0x028B
     600:	80 91 8d 02 	lds	r24, 0x028D
     604:	e8 17       	cp	r30, r24
     606:	70 f4       	brcc	.+28     	; 0x624 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	8e 0f       	add	r24, r30
     60c:	80 93 8b 02 	sts	0x028B, r24
     610:	f0 e0       	ldi	r31, 0x00	; 0
     612:	e2 57       	subi	r30, 0x72	; 114
     614:	fd 4f       	sbci	r31, 0xFD	; 253
     616:	80 81       	ld	r24, Z
     618:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     61c:	85 e8       	ldi	r24, 0x85	; 133
     61e:	80 93 bc 00 	sts	0x00BC, r24
     622:	43 c0       	rjmp	.+134    	; 0x6aa <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     624:	80 91 8c 02 	lds	r24, 0x028C
     628:	81 60       	ori	r24, 0x01	; 1
     62a:	80 93 8c 02 	sts	0x028C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     62e:	84 e9       	ldi	r24, 0x94	; 148
     630:	80 93 bc 00 	sts	0x00BC, r24
     634:	3a c0       	rjmp	.+116    	; 0x6aa <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     636:	e0 91 8b 02 	lds	r30, 0x028B
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	8e 0f       	add	r24, r30
     63e:	80 93 8b 02 	sts	0x028B, r24
     642:	80 91 bb 00 	lds	r24, 0x00BB
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	e2 57       	subi	r30, 0x72	; 114
     64a:	fd 4f       	sbci	r31, 0xFD	; 253
     64c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     64e:	20 91 8b 02 	lds	r18, 0x028B
     652:	30 e0       	ldi	r19, 0x00	; 0
     654:	80 91 8d 02 	lds	r24, 0x028D
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	01 97       	sbiw	r24, 0x01	; 1
     65c:	28 17       	cp	r18, r24
     65e:	39 07       	cpc	r19, r25
     660:	24 f4       	brge	.+8      	; 0x66a <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     662:	85 ec       	ldi	r24, 0xC5	; 197
     664:	80 93 bc 00 	sts	0x00BC, r24
     668:	20 c0       	rjmp	.+64     	; 0x6aa <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     66a:	85 e8       	ldi	r24, 0x85	; 133
     66c:	80 93 bc 00 	sts	0x00BC, r24
     670:	1c c0       	rjmp	.+56     	; 0x6aa <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     672:	80 91 bb 00 	lds	r24, 0x00BB
     676:	e0 91 8b 02 	lds	r30, 0x028B
     67a:	f0 e0       	ldi	r31, 0x00	; 0
     67c:	e2 57       	subi	r30, 0x72	; 114
     67e:	fd 4f       	sbci	r31, 0xFD	; 253
     680:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     682:	80 91 8c 02 	lds	r24, 0x028C
     686:	81 60       	ori	r24, 0x01	; 1
     688:	80 93 8c 02 	sts	0x028C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     68c:	84 e9       	ldi	r24, 0x94	; 148
     68e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     692:	0b c0       	rjmp	.+22     	; 0x6aa <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     694:	85 ea       	ldi	r24, 0xA5	; 165
     696:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     69a:	07 c0       	rjmp	.+14     	; 0x6aa <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     69c:	80 91 b9 00 	lds	r24, 0x00B9
     6a0:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     6a4:	84 e0       	ldi	r24, 0x04	; 4
     6a6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     6aa:	ff 91       	pop	r31
     6ac:	ef 91       	pop	r30
     6ae:	bf 91       	pop	r27
     6b0:	af 91       	pop	r26
     6b2:	9f 91       	pop	r25
     6b4:	8f 91       	pop	r24
     6b6:	3f 91       	pop	r19
     6b8:	2f 91       	pop	r18
     6ba:	0f 90       	pop	r0
     6bc:	0b be       	out	0x3b, r0	; 59
     6be:	0f 90       	pop	r0
     6c0:	0f be       	out	0x3f, r0	; 63
     6c2:	0f 90       	pop	r0
     6c4:	1f 90       	pop	r1
     6c6:	18 95       	reti

000006c8 <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     6c8:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     6cc:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     6d0:	88 e1       	ldi	r24, 0x18	; 24
     6d2:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     6d6:	8e e0       	ldi	r24, 0x0E	; 14
     6d8:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     6dc:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     6de:	e1 ec       	ldi	r30, 0xC1	; 193
     6e0:	f0 e0       	ldi	r31, 0x00	; 0
     6e2:	80 81       	ld	r24, Z
     6e4:	80 68       	ori	r24, 0x80	; 128
     6e6:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     6e8:	e0 ec       	ldi	r30, 0xC0	; 192
     6ea:	f0 e0       	ldi	r31, 0x00	; 0
     6ec:	80 81       	ld	r24, Z
     6ee:	80 68       	ori	r24, 0x80	; 128
     6f0:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     6f2:	78 94       	sei


	return 1;
}
     6f4:	81 e0       	ldi	r24, 0x01	; 1
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	08 95       	ret

000006fa <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     6fa:	e0 ec       	ldi	r30, 0xC0	; 192
     6fc:	f0 e0       	ldi	r31, 0x00	; 0
     6fe:	90 81       	ld	r25, Z
     700:	95 ff       	sbrs	r25, 5
     702:	fd cf       	rjmp	.-6      	; 0x6fe <UART_Transmit+0x4>
	
	UDR0 = data;
     704:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     708:	83 e0       	ldi	r24, 0x03	; 3
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	08 95       	ret

0000070e <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     70e:	e0 ec       	ldi	r30, 0xC0	; 192
     710:	f0 e0       	ldi	r31, 0x00	; 0
     712:	80 81       	ld	r24, Z
     714:	88 23       	and	r24, r24
     716:	ec f7       	brge	.-6      	; 0x712 <UART_Recieve+0x4>
	
	return UDR0;
     718:	80 91 c6 00 	lds	r24, 0x00C6
	
     71c:	08 95       	ret

0000071e <__vector_25>:
#include "../lib/PID/PID.h"
#include "../lib/SOLEDNOID/SOLENOID.h"
uint8_t RECEIVED = 0;

ISR(USART0_RX_vect)
{
     71e:	1f 92       	push	r1
     720:	0f 92       	push	r0
     722:	0f b6       	in	r0, 0x3f	; 63
     724:	0f 92       	push	r0
     726:	11 24       	eor	r1, r1
     728:	0b b6       	in	r0, 0x3b	; 59
     72a:	0f 92       	push	r0
     72c:	2f 93       	push	r18
     72e:	3f 93       	push	r19
     730:	4f 93       	push	r20
     732:	5f 93       	push	r21
     734:	6f 93       	push	r22
     736:	7f 93       	push	r23
     738:	8f 93       	push	r24
     73a:	9f 93       	push	r25
     73c:	af 93       	push	r26
     73e:	bf 93       	push	r27
     740:	ef 93       	push	r30
     742:	ff 93       	push	r31
	RECEIVED = 1;
     744:	81 e0       	ldi	r24, 0x01	; 1
     746:	80 93 92 02 	sts	0x0292, r24
	
	unsigned char temp = UDR0;
     74a:	80 91 c6 00 	lds	r24, 0x00C6
	UART_Transmit(temp); // for å teste at det funker
     74e:	d5 df       	rcall	.-86     	; 0x6fa <UART_Transmit>
}
     750:	ff 91       	pop	r31
     752:	ef 91       	pop	r30
     754:	bf 91       	pop	r27
     756:	af 91       	pop	r26
     758:	9f 91       	pop	r25
     75a:	8f 91       	pop	r24
     75c:	7f 91       	pop	r23
     75e:	6f 91       	pop	r22
     760:	5f 91       	pop	r21
     762:	4f 91       	pop	r20
     764:	3f 91       	pop	r19
     766:	2f 91       	pop	r18
     768:	0f 90       	pop	r0
     76a:	0b be       	out	0x3b, r0	; 59
     76c:	0f 90       	pop	r0
     76e:	0f be       	out	0x3f, r0	; 63
     770:	0f 90       	pop	r0
     772:	1f 90       	pop	r1
     774:	18 95       	reti

00000776 <main>:

int main(void) {
	
	
	//disable alle interrupts
	cli();
     776:	f8 94       	cli
	
	DDRA = 0xFF;
     778:	8f ef       	ldi	r24, 0xFF	; 255
     77a:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     77c:	87 e6       	ldi	r24, 0x67	; 103
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	a3 df       	rcall	.-186    	; 0x6c8 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     782:	67 e8       	ldi	r22, 0x87	; 135
     784:	73 e0       	ldi	r23, 0x03	; 3
     786:	8d e7       	ldi	r24, 0x7D	; 125
     788:	93 e0       	ldi	r25, 0x03	; 3
     78a:	37 d1       	rcall	.+622    	; 0x9fa <fdevopen>
	//init_SRAM();
	
	
	//printf("hello\n");
	CAN_init();
     78c:	28 dd       	rcall	.-1456   	; 0x1de <CAN_init>
	m.data[0] = (uint8_t) 'H';*/
	//CAN_send_message(&m);
	
	
	//MCP2515_init();
	PWM_init();
     78e:	ab de       	rcall	.-682    	; 0x4e6 <PWM_init>
	DAC_init();
     790:	38 dd       	rcall	.-1424   	; 0x202 <DAC_init>
	MOTOR_init();
     792:	bd dd       	rcall	.-1158   	; 0x30e <MOTOR_init>
	IR_init();
     794:	4c dd       	rcall	.-1384   	; 0x22e <IR_init>
	SOLENOID_init();
     796:	d1 de       	rcall	.-606    	; 0x53a <SOLENOID_init>
		node_2_msg.length = 1;
		node_2_msg.data[0] = 1;
		CAN_send_message(&node_2_msg);
	}*/
	
	PID_init();
     798:	0e de       	rcall	.-996    	; 0x3b6 <PID_init>
		
		//MCP_CANINTF = MCP_CANINTF | 0b00000001;

	}*/
	
     79a:	80 e0       	ldi	r24, 0x00	; 0
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	08 95       	ret

000007a0 <__tablejump2__>:
     7a0:	ee 0f       	add	r30, r30
     7a2:	ff 1f       	adc	r31, r31

000007a4 <__tablejump__>:
     7a4:	05 90       	lpm	r0, Z+
     7a6:	f4 91       	lpm	r31, Z
     7a8:	e0 2d       	mov	r30, r0
     7aa:	19 94       	eijmp

000007ac <malloc>:
     7ac:	cf 93       	push	r28
     7ae:	df 93       	push	r29
     7b0:	82 30       	cpi	r24, 0x02	; 2
     7b2:	91 05       	cpc	r25, r1
     7b4:	10 f4       	brcc	.+4      	; 0x7ba <malloc+0xe>
     7b6:	82 e0       	ldi	r24, 0x02	; 2
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	e0 91 96 02 	lds	r30, 0x0296
     7be:	f0 91 97 02 	lds	r31, 0x0297
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	a0 e0       	ldi	r26, 0x00	; 0
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	30 97       	sbiw	r30, 0x00	; 0
     7cc:	39 f1       	breq	.+78     	; 0x81c <malloc+0x70>
     7ce:	40 81       	ld	r20, Z
     7d0:	51 81       	ldd	r21, Z+1	; 0x01
     7d2:	48 17       	cp	r20, r24
     7d4:	59 07       	cpc	r21, r25
     7d6:	b8 f0       	brcs	.+46     	; 0x806 <malloc+0x5a>
     7d8:	48 17       	cp	r20, r24
     7da:	59 07       	cpc	r21, r25
     7dc:	71 f4       	brne	.+28     	; 0x7fa <malloc+0x4e>
     7de:	82 81       	ldd	r24, Z+2	; 0x02
     7e0:	93 81       	ldd	r25, Z+3	; 0x03
     7e2:	10 97       	sbiw	r26, 0x00	; 0
     7e4:	29 f0       	breq	.+10     	; 0x7f0 <malloc+0x44>
     7e6:	13 96       	adiw	r26, 0x03	; 3
     7e8:	9c 93       	st	X, r25
     7ea:	8e 93       	st	-X, r24
     7ec:	12 97       	sbiw	r26, 0x02	; 2
     7ee:	2c c0       	rjmp	.+88     	; 0x848 <malloc+0x9c>
     7f0:	90 93 97 02 	sts	0x0297, r25
     7f4:	80 93 96 02 	sts	0x0296, r24
     7f8:	27 c0       	rjmp	.+78     	; 0x848 <malloc+0x9c>
     7fa:	21 15       	cp	r18, r1
     7fc:	31 05       	cpc	r19, r1
     7fe:	31 f0       	breq	.+12     	; 0x80c <malloc+0x60>
     800:	42 17       	cp	r20, r18
     802:	53 07       	cpc	r21, r19
     804:	18 f0       	brcs	.+6      	; 0x80c <malloc+0x60>
     806:	a9 01       	movw	r20, r18
     808:	db 01       	movw	r26, r22
     80a:	01 c0       	rjmp	.+2      	; 0x80e <malloc+0x62>
     80c:	ef 01       	movw	r28, r30
     80e:	9a 01       	movw	r18, r20
     810:	bd 01       	movw	r22, r26
     812:	df 01       	movw	r26, r30
     814:	02 80       	ldd	r0, Z+2	; 0x02
     816:	f3 81       	ldd	r31, Z+3	; 0x03
     818:	e0 2d       	mov	r30, r0
     81a:	d7 cf       	rjmp	.-82     	; 0x7ca <malloc+0x1e>
     81c:	21 15       	cp	r18, r1
     81e:	31 05       	cpc	r19, r1
     820:	f9 f0       	breq	.+62     	; 0x860 <malloc+0xb4>
     822:	28 1b       	sub	r18, r24
     824:	39 0b       	sbc	r19, r25
     826:	24 30       	cpi	r18, 0x04	; 4
     828:	31 05       	cpc	r19, r1
     82a:	80 f4       	brcc	.+32     	; 0x84c <malloc+0xa0>
     82c:	8a 81       	ldd	r24, Y+2	; 0x02
     82e:	9b 81       	ldd	r25, Y+3	; 0x03
     830:	61 15       	cp	r22, r1
     832:	71 05       	cpc	r23, r1
     834:	21 f0       	breq	.+8      	; 0x83e <malloc+0x92>
     836:	fb 01       	movw	r30, r22
     838:	93 83       	std	Z+3, r25	; 0x03
     83a:	82 83       	std	Z+2, r24	; 0x02
     83c:	04 c0       	rjmp	.+8      	; 0x846 <malloc+0x9a>
     83e:	90 93 97 02 	sts	0x0297, r25
     842:	80 93 96 02 	sts	0x0296, r24
     846:	fe 01       	movw	r30, r28
     848:	32 96       	adiw	r30, 0x02	; 2
     84a:	44 c0       	rjmp	.+136    	; 0x8d4 <malloc+0x128>
     84c:	fe 01       	movw	r30, r28
     84e:	e2 0f       	add	r30, r18
     850:	f3 1f       	adc	r31, r19
     852:	81 93       	st	Z+, r24
     854:	91 93       	st	Z+, r25
     856:	22 50       	subi	r18, 0x02	; 2
     858:	31 09       	sbc	r19, r1
     85a:	39 83       	std	Y+1, r19	; 0x01
     85c:	28 83       	st	Y, r18
     85e:	3a c0       	rjmp	.+116    	; 0x8d4 <malloc+0x128>
     860:	20 91 94 02 	lds	r18, 0x0294
     864:	30 91 95 02 	lds	r19, 0x0295
     868:	23 2b       	or	r18, r19
     86a:	41 f4       	brne	.+16     	; 0x87c <malloc+0xd0>
     86c:	20 91 02 02 	lds	r18, 0x0202
     870:	30 91 03 02 	lds	r19, 0x0203
     874:	30 93 95 02 	sts	0x0295, r19
     878:	20 93 94 02 	sts	0x0294, r18
     87c:	20 91 00 02 	lds	r18, 0x0200
     880:	30 91 01 02 	lds	r19, 0x0201
     884:	21 15       	cp	r18, r1
     886:	31 05       	cpc	r19, r1
     888:	41 f4       	brne	.+16     	; 0x89a <malloc+0xee>
     88a:	2d b7       	in	r18, 0x3d	; 61
     88c:	3e b7       	in	r19, 0x3e	; 62
     88e:	40 91 04 02 	lds	r20, 0x0204
     892:	50 91 05 02 	lds	r21, 0x0205
     896:	24 1b       	sub	r18, r20
     898:	35 0b       	sbc	r19, r21
     89a:	e0 91 94 02 	lds	r30, 0x0294
     89e:	f0 91 95 02 	lds	r31, 0x0295
     8a2:	e2 17       	cp	r30, r18
     8a4:	f3 07       	cpc	r31, r19
     8a6:	a0 f4       	brcc	.+40     	; 0x8d0 <malloc+0x124>
     8a8:	2e 1b       	sub	r18, r30
     8aa:	3f 0b       	sbc	r19, r31
     8ac:	28 17       	cp	r18, r24
     8ae:	39 07       	cpc	r19, r25
     8b0:	78 f0       	brcs	.+30     	; 0x8d0 <malloc+0x124>
     8b2:	ac 01       	movw	r20, r24
     8b4:	4e 5f       	subi	r20, 0xFE	; 254
     8b6:	5f 4f       	sbci	r21, 0xFF	; 255
     8b8:	24 17       	cp	r18, r20
     8ba:	35 07       	cpc	r19, r21
     8bc:	48 f0       	brcs	.+18     	; 0x8d0 <malloc+0x124>
     8be:	4e 0f       	add	r20, r30
     8c0:	5f 1f       	adc	r21, r31
     8c2:	50 93 95 02 	sts	0x0295, r21
     8c6:	40 93 94 02 	sts	0x0294, r20
     8ca:	81 93       	st	Z+, r24
     8cc:	91 93       	st	Z+, r25
     8ce:	02 c0       	rjmp	.+4      	; 0x8d4 <malloc+0x128>
     8d0:	e0 e0       	ldi	r30, 0x00	; 0
     8d2:	f0 e0       	ldi	r31, 0x00	; 0
     8d4:	cf 01       	movw	r24, r30
     8d6:	df 91       	pop	r29
     8d8:	cf 91       	pop	r28
     8da:	08 95       	ret

000008dc <free>:
     8dc:	cf 93       	push	r28
     8de:	df 93       	push	r29
     8e0:	00 97       	sbiw	r24, 0x00	; 0
     8e2:	09 f4       	brne	.+2      	; 0x8e6 <free+0xa>
     8e4:	87 c0       	rjmp	.+270    	; 0x9f4 <free+0x118>
     8e6:	fc 01       	movw	r30, r24
     8e8:	32 97       	sbiw	r30, 0x02	; 2
     8ea:	13 82       	std	Z+3, r1	; 0x03
     8ec:	12 82       	std	Z+2, r1	; 0x02
     8ee:	c0 91 96 02 	lds	r28, 0x0296
     8f2:	d0 91 97 02 	lds	r29, 0x0297
     8f6:	20 97       	sbiw	r28, 0x00	; 0
     8f8:	81 f4       	brne	.+32     	; 0x91a <free+0x3e>
     8fa:	20 81       	ld	r18, Z
     8fc:	31 81       	ldd	r19, Z+1	; 0x01
     8fe:	28 0f       	add	r18, r24
     900:	39 1f       	adc	r19, r25
     902:	80 91 94 02 	lds	r24, 0x0294
     906:	90 91 95 02 	lds	r25, 0x0295
     90a:	82 17       	cp	r24, r18
     90c:	93 07       	cpc	r25, r19
     90e:	79 f5       	brne	.+94     	; 0x96e <free+0x92>
     910:	f0 93 95 02 	sts	0x0295, r31
     914:	e0 93 94 02 	sts	0x0294, r30
     918:	6d c0       	rjmp	.+218    	; 0x9f4 <free+0x118>
     91a:	de 01       	movw	r26, r28
     91c:	20 e0       	ldi	r18, 0x00	; 0
     91e:	30 e0       	ldi	r19, 0x00	; 0
     920:	ae 17       	cp	r26, r30
     922:	bf 07       	cpc	r27, r31
     924:	50 f4       	brcc	.+20     	; 0x93a <free+0x5e>
     926:	12 96       	adiw	r26, 0x02	; 2
     928:	4d 91       	ld	r20, X+
     92a:	5c 91       	ld	r21, X
     92c:	13 97       	sbiw	r26, 0x03	; 3
     92e:	9d 01       	movw	r18, r26
     930:	41 15       	cp	r20, r1
     932:	51 05       	cpc	r21, r1
     934:	09 f1       	breq	.+66     	; 0x978 <free+0x9c>
     936:	da 01       	movw	r26, r20
     938:	f3 cf       	rjmp	.-26     	; 0x920 <free+0x44>
     93a:	b3 83       	std	Z+3, r27	; 0x03
     93c:	a2 83       	std	Z+2, r26	; 0x02
     93e:	40 81       	ld	r20, Z
     940:	51 81       	ldd	r21, Z+1	; 0x01
     942:	84 0f       	add	r24, r20
     944:	95 1f       	adc	r25, r21
     946:	8a 17       	cp	r24, r26
     948:	9b 07       	cpc	r25, r27
     94a:	71 f4       	brne	.+28     	; 0x968 <free+0x8c>
     94c:	8d 91       	ld	r24, X+
     94e:	9c 91       	ld	r25, X
     950:	11 97       	sbiw	r26, 0x01	; 1
     952:	84 0f       	add	r24, r20
     954:	95 1f       	adc	r25, r21
     956:	02 96       	adiw	r24, 0x02	; 2
     958:	91 83       	std	Z+1, r25	; 0x01
     95a:	80 83       	st	Z, r24
     95c:	12 96       	adiw	r26, 0x02	; 2
     95e:	8d 91       	ld	r24, X+
     960:	9c 91       	ld	r25, X
     962:	13 97       	sbiw	r26, 0x03	; 3
     964:	93 83       	std	Z+3, r25	; 0x03
     966:	82 83       	std	Z+2, r24	; 0x02
     968:	21 15       	cp	r18, r1
     96a:	31 05       	cpc	r19, r1
     96c:	29 f4       	brne	.+10     	; 0x978 <free+0x9c>
     96e:	f0 93 97 02 	sts	0x0297, r31
     972:	e0 93 96 02 	sts	0x0296, r30
     976:	3e c0       	rjmp	.+124    	; 0x9f4 <free+0x118>
     978:	d9 01       	movw	r26, r18
     97a:	13 96       	adiw	r26, 0x03	; 3
     97c:	fc 93       	st	X, r31
     97e:	ee 93       	st	-X, r30
     980:	12 97       	sbiw	r26, 0x02	; 2
     982:	4d 91       	ld	r20, X+
     984:	5d 91       	ld	r21, X+
     986:	a4 0f       	add	r26, r20
     988:	b5 1f       	adc	r27, r21
     98a:	ea 17       	cp	r30, r26
     98c:	fb 07       	cpc	r31, r27
     98e:	79 f4       	brne	.+30     	; 0x9ae <free+0xd2>
     990:	80 81       	ld	r24, Z
     992:	91 81       	ldd	r25, Z+1	; 0x01
     994:	84 0f       	add	r24, r20
     996:	95 1f       	adc	r25, r21
     998:	02 96       	adiw	r24, 0x02	; 2
     99a:	d9 01       	movw	r26, r18
     99c:	11 96       	adiw	r26, 0x01	; 1
     99e:	9c 93       	st	X, r25
     9a0:	8e 93       	st	-X, r24
     9a2:	82 81       	ldd	r24, Z+2	; 0x02
     9a4:	93 81       	ldd	r25, Z+3	; 0x03
     9a6:	13 96       	adiw	r26, 0x03	; 3
     9a8:	9c 93       	st	X, r25
     9aa:	8e 93       	st	-X, r24
     9ac:	12 97       	sbiw	r26, 0x02	; 2
     9ae:	e0 e0       	ldi	r30, 0x00	; 0
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	8a 81       	ldd	r24, Y+2	; 0x02
     9b4:	9b 81       	ldd	r25, Y+3	; 0x03
     9b6:	00 97       	sbiw	r24, 0x00	; 0
     9b8:	19 f0       	breq	.+6      	; 0x9c0 <free+0xe4>
     9ba:	fe 01       	movw	r30, r28
     9bc:	ec 01       	movw	r28, r24
     9be:	f9 cf       	rjmp	.-14     	; 0x9b2 <free+0xd6>
     9c0:	ce 01       	movw	r24, r28
     9c2:	02 96       	adiw	r24, 0x02	; 2
     9c4:	28 81       	ld	r18, Y
     9c6:	39 81       	ldd	r19, Y+1	; 0x01
     9c8:	82 0f       	add	r24, r18
     9ca:	93 1f       	adc	r25, r19
     9cc:	20 91 94 02 	lds	r18, 0x0294
     9d0:	30 91 95 02 	lds	r19, 0x0295
     9d4:	28 17       	cp	r18, r24
     9d6:	39 07       	cpc	r19, r25
     9d8:	69 f4       	brne	.+26     	; 0x9f4 <free+0x118>
     9da:	30 97       	sbiw	r30, 0x00	; 0
     9dc:	29 f4       	brne	.+10     	; 0x9e8 <free+0x10c>
     9de:	10 92 97 02 	sts	0x0297, r1
     9e2:	10 92 96 02 	sts	0x0296, r1
     9e6:	02 c0       	rjmp	.+4      	; 0x9ec <free+0x110>
     9e8:	13 82       	std	Z+3, r1	; 0x03
     9ea:	12 82       	std	Z+2, r1	; 0x02
     9ec:	d0 93 95 02 	sts	0x0295, r29
     9f0:	c0 93 94 02 	sts	0x0294, r28
     9f4:	df 91       	pop	r29
     9f6:	cf 91       	pop	r28
     9f8:	08 95       	ret

000009fa <fdevopen>:
     9fa:	0f 93       	push	r16
     9fc:	1f 93       	push	r17
     9fe:	cf 93       	push	r28
     a00:	df 93       	push	r29
     a02:	ec 01       	movw	r28, r24
     a04:	8b 01       	movw	r16, r22
     a06:	00 97       	sbiw	r24, 0x00	; 0
     a08:	31 f4       	brne	.+12     	; 0xa16 <fdevopen+0x1c>
     a0a:	61 15       	cp	r22, r1
     a0c:	71 05       	cpc	r23, r1
     a0e:	19 f4       	brne	.+6      	; 0xa16 <fdevopen+0x1c>
     a10:	80 e0       	ldi	r24, 0x00	; 0
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	37 c0       	rjmp	.+110    	; 0xa84 <fdevopen+0x8a>
     a16:	6e e0       	ldi	r22, 0x0E	; 14
     a18:	70 e0       	ldi	r23, 0x00	; 0
     a1a:	81 e0       	ldi	r24, 0x01	; 1
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	63 d2       	rcall	.+1222   	; 0xee6 <calloc>
     a20:	fc 01       	movw	r30, r24
     a22:	00 97       	sbiw	r24, 0x00	; 0
     a24:	a9 f3       	breq	.-22     	; 0xa10 <fdevopen+0x16>
     a26:	80 e8       	ldi	r24, 0x80	; 128
     a28:	83 83       	std	Z+3, r24	; 0x03
     a2a:	01 15       	cp	r16, r1
     a2c:	11 05       	cpc	r17, r1
     a2e:	71 f0       	breq	.+28     	; 0xa4c <fdevopen+0x52>
     a30:	13 87       	std	Z+11, r17	; 0x0b
     a32:	02 87       	std	Z+10, r16	; 0x0a
     a34:	81 e8       	ldi	r24, 0x81	; 129
     a36:	83 83       	std	Z+3, r24	; 0x03
     a38:	80 91 98 02 	lds	r24, 0x0298
     a3c:	90 91 99 02 	lds	r25, 0x0299
     a40:	89 2b       	or	r24, r25
     a42:	21 f4       	brne	.+8      	; 0xa4c <fdevopen+0x52>
     a44:	f0 93 99 02 	sts	0x0299, r31
     a48:	e0 93 98 02 	sts	0x0298, r30
     a4c:	20 97       	sbiw	r28, 0x00	; 0
     a4e:	c9 f0       	breq	.+50     	; 0xa82 <fdevopen+0x88>
     a50:	d1 87       	std	Z+9, r29	; 0x09
     a52:	c0 87       	std	Z+8, r28	; 0x08
     a54:	83 81       	ldd	r24, Z+3	; 0x03
     a56:	82 60       	ori	r24, 0x02	; 2
     a58:	83 83       	std	Z+3, r24	; 0x03
     a5a:	80 91 9a 02 	lds	r24, 0x029A
     a5e:	90 91 9b 02 	lds	r25, 0x029B
     a62:	89 2b       	or	r24, r25
     a64:	71 f4       	brne	.+28     	; 0xa82 <fdevopen+0x88>
     a66:	f0 93 9b 02 	sts	0x029B, r31
     a6a:	e0 93 9a 02 	sts	0x029A, r30
     a6e:	80 91 9c 02 	lds	r24, 0x029C
     a72:	90 91 9d 02 	lds	r25, 0x029D
     a76:	89 2b       	or	r24, r25
     a78:	21 f4       	brne	.+8      	; 0xa82 <fdevopen+0x88>
     a7a:	f0 93 9d 02 	sts	0x029D, r31
     a7e:	e0 93 9c 02 	sts	0x029C, r30
     a82:	cf 01       	movw	r24, r30
     a84:	df 91       	pop	r29
     a86:	cf 91       	pop	r28
     a88:	1f 91       	pop	r17
     a8a:	0f 91       	pop	r16
     a8c:	08 95       	ret

00000a8e <printf>:
     a8e:	cf 93       	push	r28
     a90:	df 93       	push	r29
     a92:	cd b7       	in	r28, 0x3d	; 61
     a94:	de b7       	in	r29, 0x3e	; 62
     a96:	fe 01       	movw	r30, r28
     a98:	36 96       	adiw	r30, 0x06	; 6
     a9a:	61 91       	ld	r22, Z+
     a9c:	71 91       	ld	r23, Z+
     a9e:	af 01       	movw	r20, r30
     aa0:	80 91 9a 02 	lds	r24, 0x029A
     aa4:	90 91 9b 02 	lds	r25, 0x029B
     aa8:	30 d0       	rcall	.+96     	; 0xb0a <vfprintf>
     aaa:	df 91       	pop	r29
     aac:	cf 91       	pop	r28
     aae:	08 95       	ret

00000ab0 <puts>:
     ab0:	0f 93       	push	r16
     ab2:	1f 93       	push	r17
     ab4:	cf 93       	push	r28
     ab6:	df 93       	push	r29
     ab8:	e0 91 9a 02 	lds	r30, 0x029A
     abc:	f0 91 9b 02 	lds	r31, 0x029B
     ac0:	23 81       	ldd	r18, Z+3	; 0x03
     ac2:	21 ff       	sbrs	r18, 1
     ac4:	1b c0       	rjmp	.+54     	; 0xafc <puts+0x4c>
     ac6:	ec 01       	movw	r28, r24
     ac8:	00 e0       	ldi	r16, 0x00	; 0
     aca:	10 e0       	ldi	r17, 0x00	; 0
     acc:	89 91       	ld	r24, Y+
     ace:	60 91 9a 02 	lds	r22, 0x029A
     ad2:	70 91 9b 02 	lds	r23, 0x029B
     ad6:	db 01       	movw	r26, r22
     ad8:	18 96       	adiw	r26, 0x08	; 8
     ada:	ed 91       	ld	r30, X+
     adc:	fc 91       	ld	r31, X
     ade:	19 97       	sbiw	r26, 0x09	; 9
     ae0:	88 23       	and	r24, r24
     ae2:	31 f0       	breq	.+12     	; 0xaf0 <puts+0x40>
     ae4:	19 95       	eicall
     ae6:	89 2b       	or	r24, r25
     ae8:	89 f3       	breq	.-30     	; 0xacc <puts+0x1c>
     aea:	0f ef       	ldi	r16, 0xFF	; 255
     aec:	1f ef       	ldi	r17, 0xFF	; 255
     aee:	ee cf       	rjmp	.-36     	; 0xacc <puts+0x1c>
     af0:	8a e0       	ldi	r24, 0x0A	; 10
     af2:	19 95       	eicall
     af4:	89 2b       	or	r24, r25
     af6:	11 f4       	brne	.+4      	; 0xafc <puts+0x4c>
     af8:	c8 01       	movw	r24, r16
     afa:	02 c0       	rjmp	.+4      	; 0xb00 <puts+0x50>
     afc:	8f ef       	ldi	r24, 0xFF	; 255
     afe:	9f ef       	ldi	r25, 0xFF	; 255
     b00:	df 91       	pop	r29
     b02:	cf 91       	pop	r28
     b04:	1f 91       	pop	r17
     b06:	0f 91       	pop	r16
     b08:	08 95       	ret

00000b0a <vfprintf>:
     b0a:	2f 92       	push	r2
     b0c:	3f 92       	push	r3
     b0e:	4f 92       	push	r4
     b10:	5f 92       	push	r5
     b12:	6f 92       	push	r6
     b14:	7f 92       	push	r7
     b16:	8f 92       	push	r8
     b18:	9f 92       	push	r9
     b1a:	af 92       	push	r10
     b1c:	bf 92       	push	r11
     b1e:	cf 92       	push	r12
     b20:	df 92       	push	r13
     b22:	ef 92       	push	r14
     b24:	ff 92       	push	r15
     b26:	0f 93       	push	r16
     b28:	1f 93       	push	r17
     b2a:	cf 93       	push	r28
     b2c:	df 93       	push	r29
     b2e:	cd b7       	in	r28, 0x3d	; 61
     b30:	de b7       	in	r29, 0x3e	; 62
     b32:	2c 97       	sbiw	r28, 0x0c	; 12
     b34:	0f b6       	in	r0, 0x3f	; 63
     b36:	f8 94       	cli
     b38:	de bf       	out	0x3e, r29	; 62
     b3a:	0f be       	out	0x3f, r0	; 63
     b3c:	cd bf       	out	0x3d, r28	; 61
     b3e:	7c 01       	movw	r14, r24
     b40:	6b 01       	movw	r12, r22
     b42:	8a 01       	movw	r16, r20
     b44:	fc 01       	movw	r30, r24
     b46:	17 82       	std	Z+7, r1	; 0x07
     b48:	16 82       	std	Z+6, r1	; 0x06
     b4a:	83 81       	ldd	r24, Z+3	; 0x03
     b4c:	81 ff       	sbrs	r24, 1
     b4e:	b0 c1       	rjmp	.+864    	; 0xeb0 <vfprintf+0x3a6>
     b50:	ce 01       	movw	r24, r28
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	4c 01       	movw	r8, r24
     b56:	f7 01       	movw	r30, r14
     b58:	93 81       	ldd	r25, Z+3	; 0x03
     b5a:	f6 01       	movw	r30, r12
     b5c:	93 fd       	sbrc	r25, 3
     b5e:	85 91       	lpm	r24, Z+
     b60:	93 ff       	sbrs	r25, 3
     b62:	81 91       	ld	r24, Z+
     b64:	6f 01       	movw	r12, r30
     b66:	88 23       	and	r24, r24
     b68:	09 f4       	brne	.+2      	; 0xb6c <vfprintf+0x62>
     b6a:	9e c1       	rjmp	.+828    	; 0xea8 <vfprintf+0x39e>
     b6c:	85 32       	cpi	r24, 0x25	; 37
     b6e:	39 f4       	brne	.+14     	; 0xb7e <vfprintf+0x74>
     b70:	93 fd       	sbrc	r25, 3
     b72:	85 91       	lpm	r24, Z+
     b74:	93 ff       	sbrs	r25, 3
     b76:	81 91       	ld	r24, Z+
     b78:	6f 01       	movw	r12, r30
     b7a:	85 32       	cpi	r24, 0x25	; 37
     b7c:	21 f4       	brne	.+8      	; 0xb86 <vfprintf+0x7c>
     b7e:	b7 01       	movw	r22, r14
     b80:	90 e0       	ldi	r25, 0x00	; 0
     b82:	e8 d1       	rcall	.+976    	; 0xf54 <fputc>
     b84:	e8 cf       	rjmp	.-48     	; 0xb56 <vfprintf+0x4c>
     b86:	51 2c       	mov	r5, r1
     b88:	31 2c       	mov	r3, r1
     b8a:	20 e0       	ldi	r18, 0x00	; 0
     b8c:	20 32       	cpi	r18, 0x20	; 32
     b8e:	a0 f4       	brcc	.+40     	; 0xbb8 <vfprintf+0xae>
     b90:	8b 32       	cpi	r24, 0x2B	; 43
     b92:	69 f0       	breq	.+26     	; 0xbae <vfprintf+0xa4>
     b94:	30 f4       	brcc	.+12     	; 0xba2 <vfprintf+0x98>
     b96:	80 32       	cpi	r24, 0x20	; 32
     b98:	59 f0       	breq	.+22     	; 0xbb0 <vfprintf+0xa6>
     b9a:	83 32       	cpi	r24, 0x23	; 35
     b9c:	69 f4       	brne	.+26     	; 0xbb8 <vfprintf+0xae>
     b9e:	20 61       	ori	r18, 0x10	; 16
     ba0:	2c c0       	rjmp	.+88     	; 0xbfa <vfprintf+0xf0>
     ba2:	8d 32       	cpi	r24, 0x2D	; 45
     ba4:	39 f0       	breq	.+14     	; 0xbb4 <vfprintf+0xaa>
     ba6:	80 33       	cpi	r24, 0x30	; 48
     ba8:	39 f4       	brne	.+14     	; 0xbb8 <vfprintf+0xae>
     baa:	21 60       	ori	r18, 0x01	; 1
     bac:	26 c0       	rjmp	.+76     	; 0xbfa <vfprintf+0xf0>
     bae:	22 60       	ori	r18, 0x02	; 2
     bb0:	24 60       	ori	r18, 0x04	; 4
     bb2:	23 c0       	rjmp	.+70     	; 0xbfa <vfprintf+0xf0>
     bb4:	28 60       	ori	r18, 0x08	; 8
     bb6:	21 c0       	rjmp	.+66     	; 0xbfa <vfprintf+0xf0>
     bb8:	27 fd       	sbrc	r18, 7
     bba:	27 c0       	rjmp	.+78     	; 0xc0a <vfprintf+0x100>
     bbc:	30 ed       	ldi	r19, 0xD0	; 208
     bbe:	38 0f       	add	r19, r24
     bc0:	3a 30       	cpi	r19, 0x0A	; 10
     bc2:	78 f4       	brcc	.+30     	; 0xbe2 <vfprintf+0xd8>
     bc4:	26 ff       	sbrs	r18, 6
     bc6:	06 c0       	rjmp	.+12     	; 0xbd4 <vfprintf+0xca>
     bc8:	fa e0       	ldi	r31, 0x0A	; 10
     bca:	5f 9e       	mul	r5, r31
     bcc:	30 0d       	add	r19, r0
     bce:	11 24       	eor	r1, r1
     bd0:	53 2e       	mov	r5, r19
     bd2:	13 c0       	rjmp	.+38     	; 0xbfa <vfprintf+0xf0>
     bd4:	8a e0       	ldi	r24, 0x0A	; 10
     bd6:	38 9e       	mul	r3, r24
     bd8:	30 0d       	add	r19, r0
     bda:	11 24       	eor	r1, r1
     bdc:	33 2e       	mov	r3, r19
     bde:	20 62       	ori	r18, 0x20	; 32
     be0:	0c c0       	rjmp	.+24     	; 0xbfa <vfprintf+0xf0>
     be2:	8e 32       	cpi	r24, 0x2E	; 46
     be4:	21 f4       	brne	.+8      	; 0xbee <vfprintf+0xe4>
     be6:	26 fd       	sbrc	r18, 6
     be8:	5f c1       	rjmp	.+702    	; 0xea8 <vfprintf+0x39e>
     bea:	20 64       	ori	r18, 0x40	; 64
     bec:	06 c0       	rjmp	.+12     	; 0xbfa <vfprintf+0xf0>
     bee:	8c 36       	cpi	r24, 0x6C	; 108
     bf0:	11 f4       	brne	.+4      	; 0xbf6 <vfprintf+0xec>
     bf2:	20 68       	ori	r18, 0x80	; 128
     bf4:	02 c0       	rjmp	.+4      	; 0xbfa <vfprintf+0xf0>
     bf6:	88 36       	cpi	r24, 0x68	; 104
     bf8:	41 f4       	brne	.+16     	; 0xc0a <vfprintf+0x100>
     bfa:	f6 01       	movw	r30, r12
     bfc:	93 fd       	sbrc	r25, 3
     bfe:	85 91       	lpm	r24, Z+
     c00:	93 ff       	sbrs	r25, 3
     c02:	81 91       	ld	r24, Z+
     c04:	6f 01       	movw	r12, r30
     c06:	81 11       	cpse	r24, r1
     c08:	c1 cf       	rjmp	.-126    	; 0xb8c <vfprintf+0x82>
     c0a:	98 2f       	mov	r25, r24
     c0c:	9f 7d       	andi	r25, 0xDF	; 223
     c0e:	95 54       	subi	r25, 0x45	; 69
     c10:	93 30       	cpi	r25, 0x03	; 3
     c12:	28 f4       	brcc	.+10     	; 0xc1e <vfprintf+0x114>
     c14:	0c 5f       	subi	r16, 0xFC	; 252
     c16:	1f 4f       	sbci	r17, 0xFF	; 255
     c18:	ff e3       	ldi	r31, 0x3F	; 63
     c1a:	f9 83       	std	Y+1, r31	; 0x01
     c1c:	0d c0       	rjmp	.+26     	; 0xc38 <vfprintf+0x12e>
     c1e:	83 36       	cpi	r24, 0x63	; 99
     c20:	31 f0       	breq	.+12     	; 0xc2e <vfprintf+0x124>
     c22:	83 37       	cpi	r24, 0x73	; 115
     c24:	71 f0       	breq	.+28     	; 0xc42 <vfprintf+0x138>
     c26:	83 35       	cpi	r24, 0x53	; 83
     c28:	09 f0       	breq	.+2      	; 0xc2c <vfprintf+0x122>
     c2a:	57 c0       	rjmp	.+174    	; 0xcda <vfprintf+0x1d0>
     c2c:	21 c0       	rjmp	.+66     	; 0xc70 <vfprintf+0x166>
     c2e:	f8 01       	movw	r30, r16
     c30:	80 81       	ld	r24, Z
     c32:	89 83       	std	Y+1, r24	; 0x01
     c34:	0e 5f       	subi	r16, 0xFE	; 254
     c36:	1f 4f       	sbci	r17, 0xFF	; 255
     c38:	44 24       	eor	r4, r4
     c3a:	43 94       	inc	r4
     c3c:	51 2c       	mov	r5, r1
     c3e:	54 01       	movw	r10, r8
     c40:	14 c0       	rjmp	.+40     	; 0xc6a <vfprintf+0x160>
     c42:	38 01       	movw	r6, r16
     c44:	f2 e0       	ldi	r31, 0x02	; 2
     c46:	6f 0e       	add	r6, r31
     c48:	71 1c       	adc	r7, r1
     c4a:	f8 01       	movw	r30, r16
     c4c:	a0 80       	ld	r10, Z
     c4e:	b1 80       	ldd	r11, Z+1	; 0x01
     c50:	26 ff       	sbrs	r18, 6
     c52:	03 c0       	rjmp	.+6      	; 0xc5a <vfprintf+0x150>
     c54:	65 2d       	mov	r22, r5
     c56:	70 e0       	ldi	r23, 0x00	; 0
     c58:	02 c0       	rjmp	.+4      	; 0xc5e <vfprintf+0x154>
     c5a:	6f ef       	ldi	r22, 0xFF	; 255
     c5c:	7f ef       	ldi	r23, 0xFF	; 255
     c5e:	c5 01       	movw	r24, r10
     c60:	2c 87       	std	Y+12, r18	; 0x0c
     c62:	6d d1       	rcall	.+730    	; 0xf3e <strnlen>
     c64:	2c 01       	movw	r4, r24
     c66:	83 01       	movw	r16, r6
     c68:	2c 85       	ldd	r18, Y+12	; 0x0c
     c6a:	2f 77       	andi	r18, 0x7F	; 127
     c6c:	22 2e       	mov	r2, r18
     c6e:	16 c0       	rjmp	.+44     	; 0xc9c <vfprintf+0x192>
     c70:	38 01       	movw	r6, r16
     c72:	f2 e0       	ldi	r31, 0x02	; 2
     c74:	6f 0e       	add	r6, r31
     c76:	71 1c       	adc	r7, r1
     c78:	f8 01       	movw	r30, r16
     c7a:	a0 80       	ld	r10, Z
     c7c:	b1 80       	ldd	r11, Z+1	; 0x01
     c7e:	26 ff       	sbrs	r18, 6
     c80:	03 c0       	rjmp	.+6      	; 0xc88 <vfprintf+0x17e>
     c82:	65 2d       	mov	r22, r5
     c84:	70 e0       	ldi	r23, 0x00	; 0
     c86:	02 c0       	rjmp	.+4      	; 0xc8c <vfprintf+0x182>
     c88:	6f ef       	ldi	r22, 0xFF	; 255
     c8a:	7f ef       	ldi	r23, 0xFF	; 255
     c8c:	c5 01       	movw	r24, r10
     c8e:	2c 87       	std	Y+12, r18	; 0x0c
     c90:	44 d1       	rcall	.+648    	; 0xf1a <strnlen_P>
     c92:	2c 01       	movw	r4, r24
     c94:	2c 85       	ldd	r18, Y+12	; 0x0c
     c96:	20 68       	ori	r18, 0x80	; 128
     c98:	22 2e       	mov	r2, r18
     c9a:	83 01       	movw	r16, r6
     c9c:	23 fc       	sbrc	r2, 3
     c9e:	19 c0       	rjmp	.+50     	; 0xcd2 <vfprintf+0x1c8>
     ca0:	83 2d       	mov	r24, r3
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	48 16       	cp	r4, r24
     ca6:	59 06       	cpc	r5, r25
     ca8:	a0 f4       	brcc	.+40     	; 0xcd2 <vfprintf+0x1c8>
     caa:	b7 01       	movw	r22, r14
     cac:	80 e2       	ldi	r24, 0x20	; 32
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	51 d1       	rcall	.+674    	; 0xf54 <fputc>
     cb2:	3a 94       	dec	r3
     cb4:	f5 cf       	rjmp	.-22     	; 0xca0 <vfprintf+0x196>
     cb6:	f5 01       	movw	r30, r10
     cb8:	27 fc       	sbrc	r2, 7
     cba:	85 91       	lpm	r24, Z+
     cbc:	27 fe       	sbrs	r2, 7
     cbe:	81 91       	ld	r24, Z+
     cc0:	5f 01       	movw	r10, r30
     cc2:	b7 01       	movw	r22, r14
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	46 d1       	rcall	.+652    	; 0xf54 <fputc>
     cc8:	31 10       	cpse	r3, r1
     cca:	3a 94       	dec	r3
     ccc:	f1 e0       	ldi	r31, 0x01	; 1
     cce:	4f 1a       	sub	r4, r31
     cd0:	51 08       	sbc	r5, r1
     cd2:	41 14       	cp	r4, r1
     cd4:	51 04       	cpc	r5, r1
     cd6:	79 f7       	brne	.-34     	; 0xcb6 <vfprintf+0x1ac>
     cd8:	de c0       	rjmp	.+444    	; 0xe96 <vfprintf+0x38c>
     cda:	84 36       	cpi	r24, 0x64	; 100
     cdc:	11 f0       	breq	.+4      	; 0xce2 <vfprintf+0x1d8>
     cde:	89 36       	cpi	r24, 0x69	; 105
     ce0:	31 f5       	brne	.+76     	; 0xd2e <vfprintf+0x224>
     ce2:	f8 01       	movw	r30, r16
     ce4:	27 ff       	sbrs	r18, 7
     ce6:	07 c0       	rjmp	.+14     	; 0xcf6 <vfprintf+0x1ec>
     ce8:	60 81       	ld	r22, Z
     cea:	71 81       	ldd	r23, Z+1	; 0x01
     cec:	82 81       	ldd	r24, Z+2	; 0x02
     cee:	93 81       	ldd	r25, Z+3	; 0x03
     cf0:	0c 5f       	subi	r16, 0xFC	; 252
     cf2:	1f 4f       	sbci	r17, 0xFF	; 255
     cf4:	08 c0       	rjmp	.+16     	; 0xd06 <vfprintf+0x1fc>
     cf6:	60 81       	ld	r22, Z
     cf8:	71 81       	ldd	r23, Z+1	; 0x01
     cfa:	88 27       	eor	r24, r24
     cfc:	77 fd       	sbrc	r23, 7
     cfe:	80 95       	com	r24
     d00:	98 2f       	mov	r25, r24
     d02:	0e 5f       	subi	r16, 0xFE	; 254
     d04:	1f 4f       	sbci	r17, 0xFF	; 255
     d06:	2f 76       	andi	r18, 0x6F	; 111
     d08:	b2 2e       	mov	r11, r18
     d0a:	97 ff       	sbrs	r25, 7
     d0c:	09 c0       	rjmp	.+18     	; 0xd20 <vfprintf+0x216>
     d0e:	90 95       	com	r25
     d10:	80 95       	com	r24
     d12:	70 95       	com	r23
     d14:	61 95       	neg	r22
     d16:	7f 4f       	sbci	r23, 0xFF	; 255
     d18:	8f 4f       	sbci	r24, 0xFF	; 255
     d1a:	9f 4f       	sbci	r25, 0xFF	; 255
     d1c:	20 68       	ori	r18, 0x80	; 128
     d1e:	b2 2e       	mov	r11, r18
     d20:	2a e0       	ldi	r18, 0x0A	; 10
     d22:	30 e0       	ldi	r19, 0x00	; 0
     d24:	a4 01       	movw	r20, r8
     d26:	48 d1       	rcall	.+656    	; 0xfb8 <__ultoa_invert>
     d28:	a8 2e       	mov	r10, r24
     d2a:	a8 18       	sub	r10, r8
     d2c:	43 c0       	rjmp	.+134    	; 0xdb4 <vfprintf+0x2aa>
     d2e:	85 37       	cpi	r24, 0x75	; 117
     d30:	29 f4       	brne	.+10     	; 0xd3c <vfprintf+0x232>
     d32:	2f 7e       	andi	r18, 0xEF	; 239
     d34:	b2 2e       	mov	r11, r18
     d36:	2a e0       	ldi	r18, 0x0A	; 10
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	25 c0       	rjmp	.+74     	; 0xd86 <vfprintf+0x27c>
     d3c:	f2 2f       	mov	r31, r18
     d3e:	f9 7f       	andi	r31, 0xF9	; 249
     d40:	bf 2e       	mov	r11, r31
     d42:	8f 36       	cpi	r24, 0x6F	; 111
     d44:	c1 f0       	breq	.+48     	; 0xd76 <vfprintf+0x26c>
     d46:	18 f4       	brcc	.+6      	; 0xd4e <vfprintf+0x244>
     d48:	88 35       	cpi	r24, 0x58	; 88
     d4a:	79 f0       	breq	.+30     	; 0xd6a <vfprintf+0x260>
     d4c:	ad c0       	rjmp	.+346    	; 0xea8 <vfprintf+0x39e>
     d4e:	80 37       	cpi	r24, 0x70	; 112
     d50:	19 f0       	breq	.+6      	; 0xd58 <vfprintf+0x24e>
     d52:	88 37       	cpi	r24, 0x78	; 120
     d54:	21 f0       	breq	.+8      	; 0xd5e <vfprintf+0x254>
     d56:	a8 c0       	rjmp	.+336    	; 0xea8 <vfprintf+0x39e>
     d58:	2f 2f       	mov	r18, r31
     d5a:	20 61       	ori	r18, 0x10	; 16
     d5c:	b2 2e       	mov	r11, r18
     d5e:	b4 fe       	sbrs	r11, 4
     d60:	0d c0       	rjmp	.+26     	; 0xd7c <vfprintf+0x272>
     d62:	8b 2d       	mov	r24, r11
     d64:	84 60       	ori	r24, 0x04	; 4
     d66:	b8 2e       	mov	r11, r24
     d68:	09 c0       	rjmp	.+18     	; 0xd7c <vfprintf+0x272>
     d6a:	24 ff       	sbrs	r18, 4
     d6c:	0a c0       	rjmp	.+20     	; 0xd82 <vfprintf+0x278>
     d6e:	9f 2f       	mov	r25, r31
     d70:	96 60       	ori	r25, 0x06	; 6
     d72:	b9 2e       	mov	r11, r25
     d74:	06 c0       	rjmp	.+12     	; 0xd82 <vfprintf+0x278>
     d76:	28 e0       	ldi	r18, 0x08	; 8
     d78:	30 e0       	ldi	r19, 0x00	; 0
     d7a:	05 c0       	rjmp	.+10     	; 0xd86 <vfprintf+0x27c>
     d7c:	20 e1       	ldi	r18, 0x10	; 16
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	02 c0       	rjmp	.+4      	; 0xd86 <vfprintf+0x27c>
     d82:	20 e1       	ldi	r18, 0x10	; 16
     d84:	32 e0       	ldi	r19, 0x02	; 2
     d86:	f8 01       	movw	r30, r16
     d88:	b7 fe       	sbrs	r11, 7
     d8a:	07 c0       	rjmp	.+14     	; 0xd9a <vfprintf+0x290>
     d8c:	60 81       	ld	r22, Z
     d8e:	71 81       	ldd	r23, Z+1	; 0x01
     d90:	82 81       	ldd	r24, Z+2	; 0x02
     d92:	93 81       	ldd	r25, Z+3	; 0x03
     d94:	0c 5f       	subi	r16, 0xFC	; 252
     d96:	1f 4f       	sbci	r17, 0xFF	; 255
     d98:	06 c0       	rjmp	.+12     	; 0xda6 <vfprintf+0x29c>
     d9a:	60 81       	ld	r22, Z
     d9c:	71 81       	ldd	r23, Z+1	; 0x01
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	0e 5f       	subi	r16, 0xFE	; 254
     da4:	1f 4f       	sbci	r17, 0xFF	; 255
     da6:	a4 01       	movw	r20, r8
     da8:	07 d1       	rcall	.+526    	; 0xfb8 <__ultoa_invert>
     daa:	a8 2e       	mov	r10, r24
     dac:	a8 18       	sub	r10, r8
     dae:	fb 2d       	mov	r31, r11
     db0:	ff 77       	andi	r31, 0x7F	; 127
     db2:	bf 2e       	mov	r11, r31
     db4:	b6 fe       	sbrs	r11, 6
     db6:	0b c0       	rjmp	.+22     	; 0xdce <vfprintf+0x2c4>
     db8:	2b 2d       	mov	r18, r11
     dba:	2e 7f       	andi	r18, 0xFE	; 254
     dbc:	a5 14       	cp	r10, r5
     dbe:	50 f4       	brcc	.+20     	; 0xdd4 <vfprintf+0x2ca>
     dc0:	b4 fe       	sbrs	r11, 4
     dc2:	0a c0       	rjmp	.+20     	; 0xdd8 <vfprintf+0x2ce>
     dc4:	b2 fc       	sbrc	r11, 2
     dc6:	08 c0       	rjmp	.+16     	; 0xdd8 <vfprintf+0x2ce>
     dc8:	2b 2d       	mov	r18, r11
     dca:	2e 7e       	andi	r18, 0xEE	; 238
     dcc:	05 c0       	rjmp	.+10     	; 0xdd8 <vfprintf+0x2ce>
     dce:	7a 2c       	mov	r7, r10
     dd0:	2b 2d       	mov	r18, r11
     dd2:	03 c0       	rjmp	.+6      	; 0xdda <vfprintf+0x2d0>
     dd4:	7a 2c       	mov	r7, r10
     dd6:	01 c0       	rjmp	.+2      	; 0xdda <vfprintf+0x2d0>
     dd8:	75 2c       	mov	r7, r5
     dda:	24 ff       	sbrs	r18, 4
     ddc:	0d c0       	rjmp	.+26     	; 0xdf8 <vfprintf+0x2ee>
     dde:	fe 01       	movw	r30, r28
     de0:	ea 0d       	add	r30, r10
     de2:	f1 1d       	adc	r31, r1
     de4:	80 81       	ld	r24, Z
     de6:	80 33       	cpi	r24, 0x30	; 48
     de8:	11 f4       	brne	.+4      	; 0xdee <vfprintf+0x2e4>
     dea:	29 7e       	andi	r18, 0xE9	; 233
     dec:	09 c0       	rjmp	.+18     	; 0xe00 <vfprintf+0x2f6>
     dee:	22 ff       	sbrs	r18, 2
     df0:	06 c0       	rjmp	.+12     	; 0xdfe <vfprintf+0x2f4>
     df2:	73 94       	inc	r7
     df4:	73 94       	inc	r7
     df6:	04 c0       	rjmp	.+8      	; 0xe00 <vfprintf+0x2f6>
     df8:	82 2f       	mov	r24, r18
     dfa:	86 78       	andi	r24, 0x86	; 134
     dfc:	09 f0       	breq	.+2      	; 0xe00 <vfprintf+0x2f6>
     dfe:	73 94       	inc	r7
     e00:	23 fd       	sbrc	r18, 3
     e02:	12 c0       	rjmp	.+36     	; 0xe28 <vfprintf+0x31e>
     e04:	20 ff       	sbrs	r18, 0
     e06:	06 c0       	rjmp	.+12     	; 0xe14 <vfprintf+0x30a>
     e08:	5a 2c       	mov	r5, r10
     e0a:	73 14       	cp	r7, r3
     e0c:	18 f4       	brcc	.+6      	; 0xe14 <vfprintf+0x30a>
     e0e:	53 0c       	add	r5, r3
     e10:	57 18       	sub	r5, r7
     e12:	73 2c       	mov	r7, r3
     e14:	73 14       	cp	r7, r3
     e16:	60 f4       	brcc	.+24     	; 0xe30 <vfprintf+0x326>
     e18:	b7 01       	movw	r22, r14
     e1a:	80 e2       	ldi	r24, 0x20	; 32
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	2c 87       	std	Y+12, r18	; 0x0c
     e20:	99 d0       	rcall	.+306    	; 0xf54 <fputc>
     e22:	73 94       	inc	r7
     e24:	2c 85       	ldd	r18, Y+12	; 0x0c
     e26:	f6 cf       	rjmp	.-20     	; 0xe14 <vfprintf+0x30a>
     e28:	73 14       	cp	r7, r3
     e2a:	10 f4       	brcc	.+4      	; 0xe30 <vfprintf+0x326>
     e2c:	37 18       	sub	r3, r7
     e2e:	01 c0       	rjmp	.+2      	; 0xe32 <vfprintf+0x328>
     e30:	31 2c       	mov	r3, r1
     e32:	24 ff       	sbrs	r18, 4
     e34:	11 c0       	rjmp	.+34     	; 0xe58 <vfprintf+0x34e>
     e36:	b7 01       	movw	r22, r14
     e38:	80 e3       	ldi	r24, 0x30	; 48
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	2c 87       	std	Y+12, r18	; 0x0c
     e3e:	8a d0       	rcall	.+276    	; 0xf54 <fputc>
     e40:	2c 85       	ldd	r18, Y+12	; 0x0c
     e42:	22 ff       	sbrs	r18, 2
     e44:	16 c0       	rjmp	.+44     	; 0xe72 <vfprintf+0x368>
     e46:	21 ff       	sbrs	r18, 1
     e48:	03 c0       	rjmp	.+6      	; 0xe50 <vfprintf+0x346>
     e4a:	88 e5       	ldi	r24, 0x58	; 88
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <vfprintf+0x34a>
     e50:	88 e7       	ldi	r24, 0x78	; 120
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	b7 01       	movw	r22, r14
     e56:	0c c0       	rjmp	.+24     	; 0xe70 <vfprintf+0x366>
     e58:	82 2f       	mov	r24, r18
     e5a:	86 78       	andi	r24, 0x86	; 134
     e5c:	51 f0       	breq	.+20     	; 0xe72 <vfprintf+0x368>
     e5e:	21 fd       	sbrc	r18, 1
     e60:	02 c0       	rjmp	.+4      	; 0xe66 <vfprintf+0x35c>
     e62:	80 e2       	ldi	r24, 0x20	; 32
     e64:	01 c0       	rjmp	.+2      	; 0xe68 <vfprintf+0x35e>
     e66:	8b e2       	ldi	r24, 0x2B	; 43
     e68:	27 fd       	sbrc	r18, 7
     e6a:	8d e2       	ldi	r24, 0x2D	; 45
     e6c:	b7 01       	movw	r22, r14
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	71 d0       	rcall	.+226    	; 0xf54 <fputc>
     e72:	a5 14       	cp	r10, r5
     e74:	30 f4       	brcc	.+12     	; 0xe82 <vfprintf+0x378>
     e76:	b7 01       	movw	r22, r14
     e78:	80 e3       	ldi	r24, 0x30	; 48
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	6b d0       	rcall	.+214    	; 0xf54 <fputc>
     e7e:	5a 94       	dec	r5
     e80:	f8 cf       	rjmp	.-16     	; 0xe72 <vfprintf+0x368>
     e82:	aa 94       	dec	r10
     e84:	f4 01       	movw	r30, r8
     e86:	ea 0d       	add	r30, r10
     e88:	f1 1d       	adc	r31, r1
     e8a:	80 81       	ld	r24, Z
     e8c:	b7 01       	movw	r22, r14
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	61 d0       	rcall	.+194    	; 0xf54 <fputc>
     e92:	a1 10       	cpse	r10, r1
     e94:	f6 cf       	rjmp	.-20     	; 0xe82 <vfprintf+0x378>
     e96:	33 20       	and	r3, r3
     e98:	09 f4       	brne	.+2      	; 0xe9c <vfprintf+0x392>
     e9a:	5d ce       	rjmp	.-838    	; 0xb56 <vfprintf+0x4c>
     e9c:	b7 01       	movw	r22, r14
     e9e:	80 e2       	ldi	r24, 0x20	; 32
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	58 d0       	rcall	.+176    	; 0xf54 <fputc>
     ea4:	3a 94       	dec	r3
     ea6:	f7 cf       	rjmp	.-18     	; 0xe96 <vfprintf+0x38c>
     ea8:	f7 01       	movw	r30, r14
     eaa:	86 81       	ldd	r24, Z+6	; 0x06
     eac:	97 81       	ldd	r25, Z+7	; 0x07
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <vfprintf+0x3aa>
     eb0:	8f ef       	ldi	r24, 0xFF	; 255
     eb2:	9f ef       	ldi	r25, 0xFF	; 255
     eb4:	2c 96       	adiw	r28, 0x0c	; 12
     eb6:	0f b6       	in	r0, 0x3f	; 63
     eb8:	f8 94       	cli
     eba:	de bf       	out	0x3e, r29	; 62
     ebc:	0f be       	out	0x3f, r0	; 63
     ebe:	cd bf       	out	0x3d, r28	; 61
     ec0:	df 91       	pop	r29
     ec2:	cf 91       	pop	r28
     ec4:	1f 91       	pop	r17
     ec6:	0f 91       	pop	r16
     ec8:	ff 90       	pop	r15
     eca:	ef 90       	pop	r14
     ecc:	df 90       	pop	r13
     ece:	cf 90       	pop	r12
     ed0:	bf 90       	pop	r11
     ed2:	af 90       	pop	r10
     ed4:	9f 90       	pop	r9
     ed6:	8f 90       	pop	r8
     ed8:	7f 90       	pop	r7
     eda:	6f 90       	pop	r6
     edc:	5f 90       	pop	r5
     ede:	4f 90       	pop	r4
     ee0:	3f 90       	pop	r3
     ee2:	2f 90       	pop	r2
     ee4:	08 95       	ret

00000ee6 <calloc>:
     ee6:	0f 93       	push	r16
     ee8:	1f 93       	push	r17
     eea:	cf 93       	push	r28
     eec:	df 93       	push	r29
     eee:	86 9f       	mul	r24, r22
     ef0:	80 01       	movw	r16, r0
     ef2:	87 9f       	mul	r24, r23
     ef4:	10 0d       	add	r17, r0
     ef6:	96 9f       	mul	r25, r22
     ef8:	10 0d       	add	r17, r0
     efa:	11 24       	eor	r1, r1
     efc:	c8 01       	movw	r24, r16
     efe:	56 dc       	rcall	.-1876   	; 0x7ac <malloc>
     f00:	ec 01       	movw	r28, r24
     f02:	00 97       	sbiw	r24, 0x00	; 0
     f04:	21 f0       	breq	.+8      	; 0xf0e <calloc+0x28>
     f06:	a8 01       	movw	r20, r16
     f08:	60 e0       	ldi	r22, 0x00	; 0
     f0a:	70 e0       	ldi	r23, 0x00	; 0
     f0c:	11 d0       	rcall	.+34     	; 0xf30 <memset>
     f0e:	ce 01       	movw	r24, r28
     f10:	df 91       	pop	r29
     f12:	cf 91       	pop	r28
     f14:	1f 91       	pop	r17
     f16:	0f 91       	pop	r16
     f18:	08 95       	ret

00000f1a <strnlen_P>:
     f1a:	fc 01       	movw	r30, r24
     f1c:	05 90       	lpm	r0, Z+
     f1e:	61 50       	subi	r22, 0x01	; 1
     f20:	70 40       	sbci	r23, 0x00	; 0
     f22:	01 10       	cpse	r0, r1
     f24:	d8 f7       	brcc	.-10     	; 0xf1c <strnlen_P+0x2>
     f26:	80 95       	com	r24
     f28:	90 95       	com	r25
     f2a:	8e 0f       	add	r24, r30
     f2c:	9f 1f       	adc	r25, r31
     f2e:	08 95       	ret

00000f30 <memset>:
     f30:	dc 01       	movw	r26, r24
     f32:	01 c0       	rjmp	.+2      	; 0xf36 <memset+0x6>
     f34:	6d 93       	st	X+, r22
     f36:	41 50       	subi	r20, 0x01	; 1
     f38:	50 40       	sbci	r21, 0x00	; 0
     f3a:	e0 f7       	brcc	.-8      	; 0xf34 <memset+0x4>
     f3c:	08 95       	ret

00000f3e <strnlen>:
     f3e:	fc 01       	movw	r30, r24
     f40:	61 50       	subi	r22, 0x01	; 1
     f42:	70 40       	sbci	r23, 0x00	; 0
     f44:	01 90       	ld	r0, Z+
     f46:	01 10       	cpse	r0, r1
     f48:	d8 f7       	brcc	.-10     	; 0xf40 <strnlen+0x2>
     f4a:	80 95       	com	r24
     f4c:	90 95       	com	r25
     f4e:	8e 0f       	add	r24, r30
     f50:	9f 1f       	adc	r25, r31
     f52:	08 95       	ret

00000f54 <fputc>:
     f54:	0f 93       	push	r16
     f56:	1f 93       	push	r17
     f58:	cf 93       	push	r28
     f5a:	df 93       	push	r29
     f5c:	18 2f       	mov	r17, r24
     f5e:	09 2f       	mov	r16, r25
     f60:	eb 01       	movw	r28, r22
     f62:	8b 81       	ldd	r24, Y+3	; 0x03
     f64:	81 fd       	sbrc	r24, 1
     f66:	03 c0       	rjmp	.+6      	; 0xf6e <fputc+0x1a>
     f68:	8f ef       	ldi	r24, 0xFF	; 255
     f6a:	9f ef       	ldi	r25, 0xFF	; 255
     f6c:	20 c0       	rjmp	.+64     	; 0xfae <fputc+0x5a>
     f6e:	82 ff       	sbrs	r24, 2
     f70:	10 c0       	rjmp	.+32     	; 0xf92 <fputc+0x3e>
     f72:	4e 81       	ldd	r20, Y+6	; 0x06
     f74:	5f 81       	ldd	r21, Y+7	; 0x07
     f76:	2c 81       	ldd	r18, Y+4	; 0x04
     f78:	3d 81       	ldd	r19, Y+5	; 0x05
     f7a:	42 17       	cp	r20, r18
     f7c:	53 07       	cpc	r21, r19
     f7e:	7c f4       	brge	.+30     	; 0xf9e <fputc+0x4a>
     f80:	e8 81       	ld	r30, Y
     f82:	f9 81       	ldd	r31, Y+1	; 0x01
     f84:	9f 01       	movw	r18, r30
     f86:	2f 5f       	subi	r18, 0xFF	; 255
     f88:	3f 4f       	sbci	r19, 0xFF	; 255
     f8a:	39 83       	std	Y+1, r19	; 0x01
     f8c:	28 83       	st	Y, r18
     f8e:	10 83       	st	Z, r17
     f90:	06 c0       	rjmp	.+12     	; 0xf9e <fputc+0x4a>
     f92:	e8 85       	ldd	r30, Y+8	; 0x08
     f94:	f9 85       	ldd	r31, Y+9	; 0x09
     f96:	81 2f       	mov	r24, r17
     f98:	19 95       	eicall
     f9a:	89 2b       	or	r24, r25
     f9c:	29 f7       	brne	.-54     	; 0xf68 <fputc+0x14>
     f9e:	2e 81       	ldd	r18, Y+6	; 0x06
     fa0:	3f 81       	ldd	r19, Y+7	; 0x07
     fa2:	2f 5f       	subi	r18, 0xFF	; 255
     fa4:	3f 4f       	sbci	r19, 0xFF	; 255
     fa6:	3f 83       	std	Y+7, r19	; 0x07
     fa8:	2e 83       	std	Y+6, r18	; 0x06
     faa:	81 2f       	mov	r24, r17
     fac:	90 2f       	mov	r25, r16
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	1f 91       	pop	r17
     fb4:	0f 91       	pop	r16
     fb6:	08 95       	ret

00000fb8 <__ultoa_invert>:
     fb8:	fa 01       	movw	r30, r20
     fba:	aa 27       	eor	r26, r26
     fbc:	28 30       	cpi	r18, 0x08	; 8
     fbe:	51 f1       	breq	.+84     	; 0x1014 <__ultoa_invert+0x5c>
     fc0:	20 31       	cpi	r18, 0x10	; 16
     fc2:	81 f1       	breq	.+96     	; 0x1024 <__ultoa_invert+0x6c>
     fc4:	e8 94       	clt
     fc6:	6f 93       	push	r22
     fc8:	6e 7f       	andi	r22, 0xFE	; 254
     fca:	6e 5f       	subi	r22, 0xFE	; 254
     fcc:	7f 4f       	sbci	r23, 0xFF	; 255
     fce:	8f 4f       	sbci	r24, 0xFF	; 255
     fd0:	9f 4f       	sbci	r25, 0xFF	; 255
     fd2:	af 4f       	sbci	r26, 0xFF	; 255
     fd4:	b1 e0       	ldi	r27, 0x01	; 1
     fd6:	3e d0       	rcall	.+124    	; 0x1054 <__ultoa_invert+0x9c>
     fd8:	b4 e0       	ldi	r27, 0x04	; 4
     fda:	3c d0       	rcall	.+120    	; 0x1054 <__ultoa_invert+0x9c>
     fdc:	67 0f       	add	r22, r23
     fde:	78 1f       	adc	r23, r24
     fe0:	89 1f       	adc	r24, r25
     fe2:	9a 1f       	adc	r25, r26
     fe4:	a1 1d       	adc	r26, r1
     fe6:	68 0f       	add	r22, r24
     fe8:	79 1f       	adc	r23, r25
     fea:	8a 1f       	adc	r24, r26
     fec:	91 1d       	adc	r25, r1
     fee:	a1 1d       	adc	r26, r1
     ff0:	6a 0f       	add	r22, r26
     ff2:	71 1d       	adc	r23, r1
     ff4:	81 1d       	adc	r24, r1
     ff6:	91 1d       	adc	r25, r1
     ff8:	a1 1d       	adc	r26, r1
     ffa:	20 d0       	rcall	.+64     	; 0x103c <__ultoa_invert+0x84>
     ffc:	09 f4       	brne	.+2      	; 0x1000 <__ultoa_invert+0x48>
     ffe:	68 94       	set
    1000:	3f 91       	pop	r19
    1002:	2a e0       	ldi	r18, 0x0A	; 10
    1004:	26 9f       	mul	r18, r22
    1006:	11 24       	eor	r1, r1
    1008:	30 19       	sub	r19, r0
    100a:	30 5d       	subi	r19, 0xD0	; 208
    100c:	31 93       	st	Z+, r19
    100e:	de f6       	brtc	.-74     	; 0xfc6 <__ultoa_invert+0xe>
    1010:	cf 01       	movw	r24, r30
    1012:	08 95       	ret
    1014:	46 2f       	mov	r20, r22
    1016:	47 70       	andi	r20, 0x07	; 7
    1018:	40 5d       	subi	r20, 0xD0	; 208
    101a:	41 93       	st	Z+, r20
    101c:	b3 e0       	ldi	r27, 0x03	; 3
    101e:	0f d0       	rcall	.+30     	; 0x103e <__ultoa_invert+0x86>
    1020:	c9 f7       	brne	.-14     	; 0x1014 <__ultoa_invert+0x5c>
    1022:	f6 cf       	rjmp	.-20     	; 0x1010 <__ultoa_invert+0x58>
    1024:	46 2f       	mov	r20, r22
    1026:	4f 70       	andi	r20, 0x0F	; 15
    1028:	40 5d       	subi	r20, 0xD0	; 208
    102a:	4a 33       	cpi	r20, 0x3A	; 58
    102c:	18 f0       	brcs	.+6      	; 0x1034 <__ultoa_invert+0x7c>
    102e:	49 5d       	subi	r20, 0xD9	; 217
    1030:	31 fd       	sbrc	r19, 1
    1032:	40 52       	subi	r20, 0x20	; 32
    1034:	41 93       	st	Z+, r20
    1036:	02 d0       	rcall	.+4      	; 0x103c <__ultoa_invert+0x84>
    1038:	a9 f7       	brne	.-22     	; 0x1024 <__ultoa_invert+0x6c>
    103a:	ea cf       	rjmp	.-44     	; 0x1010 <__ultoa_invert+0x58>
    103c:	b4 e0       	ldi	r27, 0x04	; 4
    103e:	a6 95       	lsr	r26
    1040:	97 95       	ror	r25
    1042:	87 95       	ror	r24
    1044:	77 95       	ror	r23
    1046:	67 95       	ror	r22
    1048:	ba 95       	dec	r27
    104a:	c9 f7       	brne	.-14     	; 0x103e <__ultoa_invert+0x86>
    104c:	00 97       	sbiw	r24, 0x00	; 0
    104e:	61 05       	cpc	r22, r1
    1050:	71 05       	cpc	r23, r1
    1052:	08 95       	ret
    1054:	9b 01       	movw	r18, r22
    1056:	ac 01       	movw	r20, r24
    1058:	0a 2e       	mov	r0, r26
    105a:	06 94       	lsr	r0
    105c:	57 95       	ror	r21
    105e:	47 95       	ror	r20
    1060:	37 95       	ror	r19
    1062:	27 95       	ror	r18
    1064:	ba 95       	dec	r27
    1066:	c9 f7       	brne	.-14     	; 0x105a <__ultoa_invert+0xa2>
    1068:	62 0f       	add	r22, r18
    106a:	73 1f       	adc	r23, r19
    106c:	84 1f       	adc	r24, r20
    106e:	95 1f       	adc	r25, r21
    1070:	a0 1d       	adc	r26, r0
    1072:	08 95       	ret

00001074 <_exit>:
    1074:	f8 94       	cli

00001076 <__stop_program>:
    1076:	ff cf       	rjmp	.-2      	; 0x1076 <__stop_program>
