// Seed: 1414940709
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6
);
  wire id_8;
  wire id_9;
  module_2();
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4
);
  assign id_2 = 1 == 1;
  module_0(
      id_3, id_0, id_4, id_4, id_0, id_4, id_0
  );
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
endmodule
