library ieee;
use ieee.std_logic_1164.all;

entity cla4 is 
	port
	(
		x : in std_logic_vector(3 downto 0);
		y : in std_logic_vector(3 downto 0);
		cin : in std_logic;
		cout : out std_logic;
		sum : std_logic_vector(3 downto 0)
	);
end cla4;

architecture arch of cla4 is

begin
