;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD 211, 60
	SUB -7, <-120
	JMP 100, 91
	SPL 0, #72
	SLT @127, @106
	SPL <127, <106
	SPL <127, <106
	SPL <127, <106
	SPL 0, <-22
	SLT 12, @10
	SPL 0
	SPL 0, <-22
	SUB -7, <-120
	JMP 211, 60
	SUB -7, <-120
	ADD @130, 9
	SUB #-0, 0
	JMZ 277, 60
	SLT @124, @106
	SLT @124, @106
	MOV -77, <-29
	SUB @121, 103
	ADD @130, 9
	JMZ <121, 103
	MOV -77, <-29
	DJN -1, @-20
	MOV -77, <-32
	SLT @130, 9
	DJN -1, @-20
	SUB 0, 910
	JMZ 0, -910
	SPL -100, -308
	SUB 0, 910
	SLT @124, @106
	SUB @121, 103
	SUB #-0, 0
	JMZ @-0, 0
	SUB @121, 103
	SLT -203, <-121
	SLT -203, <-121
	SUB 0, @0
	SLT -203, <-121
	MOV -1, <-26
	MOV -1, <-26
	ADD 211, 60
