
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  000009ee  00000a82  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000095  0080010c  0080010c  00000a8e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a8e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000ac0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000238  00000000  00000000  00000afc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ba2  00000000  00000000  00000d34  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010bd  00000000  00000000  000028d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011fa  00000000  00000000  00003993  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000046c  00000000  00000000  00004b90  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000961  00000000  00000000  00004ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d1c  00000000  00000000  0000595d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000178  00000000  00000000  00006679  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 01 01 	jmp	0x202	; 0x202 <__vector_1>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  28:	0c 94 89 04 	jmp	0x912	; 0x912 <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 92 02 	jmp	0x524	; 0x524 <__vector_12>
  34:	0c 94 25 03 	jmp	0x64a	; 0x64a <__vector_13>
  38:	0c 94 af 03 	jmp	0x75e	; 0x75e <__vector_14>
  3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	ee ee       	ldi	r30, 0xEE	; 238
  64:	f9 e0       	ldi	r31, 0x09	; 9
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	ac 30       	cpi	r26, 0x0C	; 12
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	ac e0       	ldi	r26, 0x0C	; 12
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	a1 3a       	cpi	r26, 0xA1	; 161
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <main>
  86:	0c 94 f5 04 	jmp	0x9ea	; 0x9ea <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
  8e:	ec e7       	ldi	r30, 0x7C	; 124
  90:	f0 e0       	ldi	r31, 0x00	; 0
  92:	80 81       	ld	r24, Z
  94:	8f 7b       	andi	r24, 0xBF	; 191
  96:	80 83       	st	Z, r24
  98:	a7 e7       	ldi	r26, 0x77	; 119
  9a:	b0 e0       	ldi	r27, 0x00	; 0
  9c:	8c 91       	ld	r24, X
  9e:	8b 7f       	andi	r24, 0xFB	; 251
  a0:	8c 93       	st	X, r24
  a2:	80 81       	ld	r24, Z
  a4:	88 60       	ori	r24, 0x08	; 8
  a6:	80 83       	st	Z, r24
  a8:	80 81       	ld	r24, Z
  aa:	88 7f       	andi	r24, 0xF8	; 248
  ac:	80 83       	st	Z, r24
  ae:	ea e7       	ldi	r30, 0x7A	; 122
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 81       	ld	r24, Z
  b4:	88 68       	ori	r24, 0x88	; 136
  b6:	80 83       	st	Z, r24
  b8:	80 81       	ld	r24, Z
  ba:	88 7f       	andi	r24, 0xF8	; 248
  bc:	80 83       	st	Z, r24
  be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
  c0:	1f 92       	push	r1
  c2:	0f 92       	push	r0
  c4:	0f b6       	in	r0, 0x3f	; 63
  c6:	0f 92       	push	r0
  c8:	11 24       	eor	r1, r1
  ca:	2f 93       	push	r18
  cc:	8f 93       	push	r24
  ce:	9f 93       	push	r25
  d0:	ef 93       	push	r30
  d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
  d4:	ea e7       	ldi	r30, 0x7A	; 122
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	80 61       	ori	r24, 0x10	; 16
  dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
  de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
  e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
  e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	98 2f       	mov	r25, r24
  ee:	88 27       	eor	r24, r24
  f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
  f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
  f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
  fc:	82 2b       	or	r24, r18
  fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 106:	ff 91       	pop	r31
 108:	ef 91       	pop	r30
 10a:	9f 91       	pop	r25
 10c:	8f 91       	pop	r24
 10e:	2f 91       	pop	r18
 110:	0f 90       	pop	r0
 112:	0f be       	out	0x3f, r0	; 63
 114:	0f 90       	pop	r0
 116:	1f 90       	pop	r1
 118:	18 95       	reti

0000011a <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
 11a:	0f 93       	push	r16
 11c:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
 11e:	00 91 0c 01 	lds	r16, 0x010C	; 0x80010c <__data_end>
 122:	10 91 0d 01 	lds	r17, 0x010D	; 0x80010d <__data_end+0x1>
 126:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <__data_end+0x2>
 12a:	30 91 0f 01 	lds	r19, 0x010F	; 0x80010f <__data_end+0x3>
 12e:	dc 01       	movw	r26, r24
 130:	cb 01       	movw	r24, r22
 132:	80 2b       	or	r24, r16
 134:	91 2b       	or	r25, r17
 136:	a2 2b       	or	r26, r18
 138:	b3 2b       	or	r27, r19
 13a:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
 13e:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <__data_end+0x1>
 142:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <__data_end+0x2>
 146:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <__data_end+0x3>
}
 14a:	1f 91       	pop	r17
 14c:	0f 91       	pop	r16
 14e:	08 95       	ret

00000150 <Run_Events>:
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 150:	a1 2c       	mov	r10, r1
 152:	b1 2c       	mov	r11, r1
        {
            if (is_event_pending((0x01 << event)))
 154:	01 e0       	ldi	r16, 0x01	; 1
 156:	10 e0       	ldi	r17, 0x00	; 0
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 158:	ca 2d       	mov	r28, r10
 15a:	db 2d       	mov	r29, r11
        {
            if (is_event_pending((0x01 << event)))
 15c:	b8 01       	movw	r22, r16
 15e:	0c 2e       	mov	r0, r28
 160:	02 c0       	rjmp	.+4      	; 0x166 <Run_Events+0x16>
 162:	66 0f       	add	r22, r22
 164:	77 1f       	adc	r23, r23
 166:	0a 94       	dec	r0
 168:	e2 f7       	brpl	.-8      	; 0x162 <Run_Events+0x12>
 16a:	07 2e       	mov	r0, r23
 16c:	00 0c       	add	r0, r0
 16e:	88 0b       	sbc	r24, r24
 170:	99 0b       	sbc	r25, r25

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
 172:	c0 90 0c 01 	lds	r12, 0x010C	; 0x80010c <__data_end>
 176:	d0 90 0d 01 	lds	r13, 0x010D	; 0x80010d <__data_end+0x1>
 17a:	e0 90 0e 01 	lds	r14, 0x010E	; 0x80010e <__data_end+0x2>
 17e:	f0 90 0f 01 	lds	r15, 0x010F	; 0x80010f <__data_end+0x3>
 182:	2b 01       	movw	r4, r22
 184:	3c 01       	movw	r6, r24
 186:	4c 20       	and	r4, r12
 188:	5d 20       	and	r5, r13
 18a:	6e 20       	and	r6, r14
 18c:	7f 20       	and	r7, r15
 18e:	64 15       	cp	r22, r4
 190:	75 05       	cpc	r23, r5
 192:	86 05       	cpc	r24, r6
 194:	97 05       	cpc	r25, r7
 196:	a1 f4       	brne	.+40     	; 0x1c0 <Run_Events+0x70>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
 198:	2b 01       	movw	r4, r22
 19a:	3c 01       	movw	r6, r24
 19c:	40 94       	com	r4
 19e:	50 94       	com	r5
 1a0:	60 94       	com	r6
 1a2:	70 94       	com	r7
 1a4:	c4 20       	and	r12, r4
 1a6:	d5 20       	and	r13, r5
 1a8:	e6 20       	and	r14, r6
 1aa:	f7 20       	and	r15, r7
 1ac:	c0 92 0c 01 	sts	0x010C, r12	; 0x80010c <__data_end>
 1b0:	d0 92 0d 01 	sts	0x010D, r13	; 0x80010d <__data_end+0x1>
 1b4:	e0 92 0e 01 	sts	0x010E, r14	; 0x80010e <__data_end+0x2>
 1b8:	f0 92 0f 01 	sts	0x010F, r15	; 0x80010f <__data_end+0x3>
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
        {
            if (is_event_pending((0x01 << event)))
            {
                Run_Services((0x01 << event));
 1bc:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <Run_Services>
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 1c0:	21 96       	adiw	r28, 0x01	; 1
 1c2:	c6 30       	cpi	r28, 0x06	; 6
 1c4:	d1 05       	cpc	r29, r1
 1c6:	51 f6       	brne	.-108    	; 0x15c <Run_Events+0xc>
 1c8:	c7 cf       	rjmp	.-114    	; 0x158 <Run_Events+0x8>

000001ca <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
 1ca:	0e 94 e5 03 	call	0x7ca	; 0x7ca <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
 1ce:	0e 94 e7 01 	call	0x3ce	; 0x3ce <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
 1d2:	0e 94 3b 03 	call	0x676	; 0x676 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
 1d6:	0e 94 f5 00 	call	0x1ea	; 0x1ea <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
 1da:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
 1de:	0e 94 06 02 	call	0x40c	; 0x40c <Init_Master_Service>
 1e2:	08 95       	ret

000001e4 <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
 1e4:	0e 94 23 02 	call	0x446	; 0x446 <Run_Master_Service>
 1e8:	08 95       	ret

000001ea <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
 1ea:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
 1ec:	e9 e6       	ldi	r30, 0x69	; 105
 1ee:	f0 e0       	ldi	r31, 0x00	; 0
 1f0:	80 81       	ld	r24, Z
 1f2:	8d 7f       	andi	r24, 0xFD	; 253
 1f4:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
 1f6:	80 81       	ld	r24, Z
 1f8:	81 60       	ori	r24, 0x01	; 1
 1fa:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
 1fc:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 1fe:	e0 9a       	sbi	0x1c, 0	; 28
 200:	08 95       	ret

00000202 <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
 202:	1f 92       	push	r1
 204:	0f 92       	push	r0
 206:	0f b6       	in	r0, 0x3f	; 63
 208:	0f 92       	push	r0
 20a:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 20c:	e0 9a       	sbi	0x1c, 0	; 28
}
 20e:	0f 90       	pop	r0
 210:	0f be       	out	0x3f, r0	; 63
 212:	0f 90       	pop	r0
 214:	1f 90       	pop	r1
 216:	18 95       	reti

00000218 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 218:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 21a:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 21c:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 21e:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 220:	90 e8       	ldi	r25, 0x80	; 128
 222:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 226:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 22a:	ed ec       	ldi	r30, 0xCD	; 205
 22c:	f0 e0       	ldi	r31, 0x00	; 0
 22e:	10 82       	st	Z, r1
 230:	ae ec       	ldi	r26, 0xCE	; 206
 232:	b0 e0       	ldi	r27, 0x00	; 0
 234:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 236:	25 2f       	mov	r18, r21
 238:	33 27       	eor	r19, r19
 23a:	2c 93       	st	X, r18
 23c:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 23e:	80 34       	cpi	r24, 0x40	; 64
 240:	21 f4       	brne	.+8      	; 0x24a <lin_init+0x32>
    			Lin_1x_enable();
 242:	88 e4       	ldi	r24, 0x48	; 72
 244:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 248:	05 c0       	rjmp	.+10     	; 0x254 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
 24a:	81 11       	cpse	r24, r1
 24c:	08 c0       	rjmp	.+16     	; 0x25e <lin_init+0x46>
    			Lin_2x_enable();
 24e:	88 e0       	ldi	r24, 0x08	; 8
 250:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 254:	8f e0       	ldi	r24, 0x0F	; 15
 256:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
 25a:	81 e0       	ldi	r24, 0x01	; 1
 25c:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 25e:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 260:	08 95       	ret

00000262 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 262:	e8 ec       	ldi	r30, 0xC8	; 200
 264:	f0 e0       	ldi	r31, 0x00	; 0
 266:	90 81       	ld	r25, Z
 268:	9c 7f       	andi	r25, 0xFC	; 252
 26a:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 26c:	80 34       	cpi	r24, 0x40	; 64
 26e:	c1 f4       	brne	.+48     	; 0x2a0 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 270:	e0 ed       	ldi	r30, 0xD0	; 208
 272:	f0 e0       	ldi	r31, 0x00	; 0
 274:	80 81       	ld	r24, Z
 276:	80 7f       	andi	r24, 0xF0	; 240
 278:	80 83       	st	Z, r24
 27a:	80 81       	ld	r24, Z
 27c:	6f 70       	andi	r22, 0x0F	; 15
 27e:	68 2b       	or	r22, r24
 280:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 282:	80 81       	ld	r24, Z
 284:	8f 7c       	andi	r24, 0xCF	; 207
 286:	80 83       	st	Z, r24
 288:	80 81       	ld	r24, Z
 28a:	50 e0       	ldi	r21, 0x00	; 0
 28c:	4c 5f       	subi	r20, 0xFC	; 252
 28e:	5f 4f       	sbci	r21, 0xFF	; 255
 290:	44 0f       	add	r20, r20
 292:	55 1f       	adc	r21, r21
 294:	44 0f       	add	r20, r20
 296:	55 1f       	adc	r21, r21
 298:	40 73       	andi	r20, 0x30	; 48
 29a:	48 2b       	or	r20, r24
 29c:	40 83       	st	Z, r20
 29e:	0b c0       	rjmp	.+22     	; 0x2b6 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 2a0:	81 11       	cpse	r24, r1
 2a2:	13 c0       	rjmp	.+38     	; 0x2ca <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 2a4:	e0 ed       	ldi	r30, 0xD0	; 208
 2a6:	f0 e0       	ldi	r31, 0x00	; 0
 2a8:	80 81       	ld	r24, Z
 2aa:	80 7c       	andi	r24, 0xC0	; 192
 2ac:	80 83       	st	Z, r24
 2ae:	80 81       	ld	r24, Z
 2b0:	6f 73       	andi	r22, 0x3F	; 63
 2b2:	68 2b       	or	r22, r24
 2b4:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 2b6:	e8 ec       	ldi	r30, 0xC8	; 200
 2b8:	f0 e0       	ldi	r31, 0x00	; 0
 2ba:	80 81       	ld	r24, Z
 2bc:	8c 7f       	andi	r24, 0xFC	; 252
 2be:	80 83       	st	Z, r24
 2c0:	80 81       	ld	r24, Z
 2c2:	81 60       	ori	r24, 0x01	; 1
 2c4:	80 83       	st	Z, r24
    return 1;
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 2ca:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 2cc:	08 95       	ret

000002ce <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 2ce:	80 34       	cpi	r24, 0x40	; 64
 2d0:	31 f4       	brne	.+12     	; 0x2de <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 2d2:	e8 ec       	ldi	r30, 0xC8	; 200
 2d4:	f0 e0       	ldi	r31, 0x00	; 0
 2d6:	80 81       	ld	r24, Z
 2d8:	80 64       	ori	r24, 0x40	; 64
 2da:	80 83       	st	Z, r24
 2dc:	09 c0       	rjmp	.+18     	; 0x2f0 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 2de:	81 11       	cpse	r24, r1
 2e0:	11 c0       	rjmp	.+34     	; 0x304 <__stack+0x5>
        Lin_2x_set_type();              // Change is necessary                                        
 2e2:	e8 ec       	ldi	r30, 0xC8	; 200
 2e4:	f0 e0       	ldi	r31, 0x00	; 0
 2e6:	80 81       	ld	r24, Z
 2e8:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 2ea:	6f 70       	andi	r22, 0x0F	; 15
 2ec:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 2f0:	e8 ec       	ldi	r30, 0xC8	; 200
 2f2:	f0 e0       	ldi	r31, 0x00	; 0
 2f4:	80 81       	ld	r24, Z
 2f6:	8c 7f       	andi	r24, 0xFC	; 252
 2f8:	80 83       	st	Z, r24
 2fa:	80 81       	ld	r24, Z
 2fc:	82 60       	ori	r24, 0x02	; 2
 2fe:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 304:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 306:	08 95       	ret

00000308 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 308:	80 34       	cpi	r24, 0x40	; 64
 30a:	31 f4       	brne	.+12     	; 0x318 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 30c:	e8 ec       	ldi	r30, 0xC8	; 200
 30e:	f0 e0       	ldi	r31, 0x00	; 0
 310:	80 81       	ld	r24, Z
 312:	80 64       	ori	r24, 0x40	; 64
 314:	80 83       	st	Z, r24
 316:	0b c0       	rjmp	.+22     	; 0x32e <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 318:	81 11       	cpse	r24, r1
 31a:	25 c0       	rjmp	.+74     	; 0x366 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
 31c:	e8 ec       	ldi	r30, 0xC8	; 200
 31e:	f0 e0       	ldi	r31, 0x00	; 0
 320:	80 81       	ld	r24, Z
 322:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 324:	84 2f       	mov	r24, r20
 326:	82 95       	swap	r24
 328:	80 7f       	andi	r24, 0xF0	; 240
 32a:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 32e:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 332:	44 23       	and	r20, r20
 334:	71 f0       	breq	.+28     	; 0x352 <lin_tx_response+0x4a>
 336:	fb 01       	movw	r30, r22
 338:	41 50       	subi	r20, 0x01	; 1
 33a:	50 e0       	ldi	r21, 0x00	; 0
 33c:	4f 5f       	subi	r20, 0xFF	; 255
 33e:	5f 4f       	sbci	r21, 0xFF	; 255
 340:	64 0f       	add	r22, r20
 342:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 344:	a2 ed       	ldi	r26, 0xD2	; 210
 346:	b0 e0       	ldi	r27, 0x00	; 0
 348:	81 91       	ld	r24, Z+
 34a:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 34c:	e6 17       	cp	r30, r22
 34e:	f7 07       	cpc	r31, r23
 350:	d9 f7       	brne	.-10     	; 0x348 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 352:	e8 ec       	ldi	r30, 0xC8	; 200
 354:	f0 e0       	ldi	r31, 0x00	; 0
 356:	80 81       	ld	r24, Z
 358:	8c 7f       	andi	r24, 0xFC	; 252
 35a:	80 83       	st	Z, r24
 35c:	80 81       	ld	r24, Z
 35e:	83 60       	ori	r24, 0x03	; 3
 360:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 362:	81 e0       	ldi	r24, 0x01	; 1
 364:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 366:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 368:	08 95       	ret

0000036a <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 36a:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 36e:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 370:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 374:	22 23       	and	r18, r18
 376:	71 f0       	breq	.+28     	; 0x394 <lin_get_response+0x2a>
 378:	fc 01       	movw	r30, r24
 37a:	21 50       	subi	r18, 0x01	; 1
 37c:	30 e0       	ldi	r19, 0x00	; 0
 37e:	2f 5f       	subi	r18, 0xFF	; 255
 380:	3f 4f       	sbci	r19, 0xFF	; 255
 382:	82 0f       	add	r24, r18
 384:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 386:	a2 ed       	ldi	r26, 0xD2	; 210
 388:	b0 e0       	ldi	r27, 0x00	; 0
 38a:	2c 91       	ld	r18, X
 38c:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 38e:	e8 17       	cp	r30, r24
 390:	f9 07       	cpc	r31, r25
 392:	d9 f7       	brne	.-10     	; 0x38a <lin_get_response+0x20>
 394:	08 95       	ret

00000396 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
 396:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <Parity>
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	89 27       	eor	r24, r25
 39e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
 3a2:	81 11       	cpse	r24, r1
 3a4:	0a c0       	rjmp	.+20     	; 0x3ba <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
 3a6:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 3a8:	42 e0       	ldi	r20, 0x02	; 2
 3aa:	50 e0       	ldi	r21, 0x00	; 0
 3ac:	60 e0       	ldi	r22, 0x00	; 0
 3ae:	70 e0       	ldi	r23, 0x00	; 0
 3b0:	81 e1       	ldi	r24, 0x11	; 17
 3b2:	91 e0       	ldi	r25, 0x01	; 1
 3b4:	0e 94 56 04 	call	0x8ac	; 0x8ac <Start_Timer>
 3b8:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
 3ba:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 3bc:	43 e2       	ldi	r20, 0x23	; 35
 3be:	50 e0       	ldi	r21, 0x00	; 0
 3c0:	60 e0       	ldi	r22, 0x00	; 0
 3c2:	70 e0       	ldi	r23, 0x00	; 0
 3c4:	81 e1       	ldi	r24, 0x11	; 17
 3c6:	91 e0       	ldi	r25, 0x01	; 1
 3c8:	0e 94 56 04 	call	0x8ac	; 0x8ac <Start_Timer>
 3cc:	08 95       	ret

000003ce <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
 3ce:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
 3d0:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 3d2:	6b ec       	ldi	r22, 0xCB	; 203
 3d4:	71 e0       	ldi	r23, 0x01	; 1
 3d6:	81 e1       	ldi	r24, 0x11	; 17
 3d8:	91 e0       	ldi	r25, 0x01	; 1
 3da:	0e 94 09 04 	call	0x812	; 0x812 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 3de:	43 e2       	ldi	r20, 0x23	; 35
 3e0:	50 e0       	ldi	r21, 0x00	; 0
 3e2:	60 e0       	ldi	r22, 0x00	; 0
 3e4:	70 e0       	ldi	r23, 0x00	; 0
 3e6:	81 e1       	ldi	r24, 0x11	; 17
 3e8:	91 e0       	ldi	r25, 0x01	; 1
 3ea:	0e 94 56 04 	call	0x8ac	; 0x8ac <Start_Timer>
 3ee:	08 95       	ret

000003f0 <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
 3f0:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
 3f2:	e1 e6       	ldi	r30, 0x61	; 97
 3f4:	f0 e0       	ldi	r31, 0x00	; 0
 3f6:	80 e8       	ldi	r24, 0x80	; 128
 3f8:	80 83       	st	Z, r24
    CLKPR = 0;
 3fa:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
 3fc:	0e 94 e5 00 	call	0x1ca	; 0x1ca <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
 400:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
 402:	0e 94 a8 00 	call	0x150	; 0x150 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
 406:	80 e0       	ldi	r24, 0x00	; 0
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	08 95       	ret

0000040c <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
 40c:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <My_Node_ID>

    // Initialize the data arrays to proper things
    // TODO:

    // Initialize SPI
    MS_SPI_Initialize(&My_Node_ID, &My_SPI_Data[0]);
 410:	66 e1       	ldi	r22, 0x16	; 22
 412:	71 e0       	ldi	r23, 0x01	; 1
 414:	8c e2       	ldi	r24, 0x2C	; 44
 416:	91 e0       	ldi	r25, 0x01	; 1
 418:	0e 94 96 03 	call	0x72c	; 0x72c <MS_SPI_Initialize>

    // Initialize CAN
    // void MS_CAN_Initialize(&My_SPI_Data[0]);

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 41c:	40 e2       	ldi	r20, 0x20	; 32
 41e:	51 e0       	ldi	r21, 0x01	; 1
 420:	66 e2       	ldi	r22, 0x26	; 38
 422:	71 e0       	ldi	r23, 0x01	; 1
 424:	8c e2       	ldi	r24, 0x2C	; 44
 426:	91 e0       	ldi	r25, 0x01	; 1
 428:	0e 94 67 02 	call	0x4ce	; 0x4ce <MS_LIN_Initialize>

    // Register scheduling timer
    Register_Timer(&Scheduling_Timer, Post_Event);
 42c:	6d e8       	ldi	r22, 0x8D	; 141
 42e:	70 e0       	ldi	r23, 0x00	; 0
 430:	87 e0       	ldi	r24, 0x07	; 7
 432:	91 e0       	ldi	r25, 0x01	; 1
 434:	0e 94 09 04 	call	0x812	; 0x812 <Register_Timer>
    // Kick off scheduling timer
    // TEST! Pause LIN service for now
    // Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
 438:	6d e8       	ldi	r22, 0x8D	; 141
 43a:	70 e0       	ldi	r23, 0x00	; 0
 43c:	82 e0       	ldi	r24, 0x02	; 2
 43e:	91 e0       	ldi	r25, 0x01	; 1
 440:	0e 94 09 04 	call	0x812	; 0x812 <Register_Timer>
 444:	08 95       	ret

00000446 <Run_Master_Service>:
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    switch(event_mask)
 446:	68 30       	cpi	r22, 0x08	; 8
 448:	71 05       	cpc	r23, r1
 44a:	81 05       	cpc	r24, r1
 44c:	91 05       	cpc	r25, r1
 44e:	31 f0       	breq	.+12     	; 0x45c <Run_Master_Service+0x16>
 450:	60 34       	cpi	r22, 0x40	; 64
 452:	71 05       	cpc	r23, r1
 454:	81 05       	cpc	r24, r1
 456:	91 05       	cpc	r25, r1
 458:	c9 f0       	breq	.+50     	; 0x48c <Run_Master_Service+0x46>
 45a:	08 95       	ret
    {
        case EVT_MASTER_SCH_TIMEOUT:
            // Transmit next header in schedule
            Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 45c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Curr_Schedule_ID>
 460:	0e 94 8c 02 	call	0x518	; 0x518 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (((NUM_SLAVES<<1)+1) == Curr_Schedule_ID)
 464:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Curr_Schedule_ID>
 468:	87 30       	cpi	r24, 0x07	; 7
 46a:	21 f4       	brne	.+8      	; 0x474 <Run_Master_Service+0x2e>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
 46c:	82 e0       	ldi	r24, 0x02	; 2
 46e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Curr_Schedule_ID>
 472:	03 c0       	rjmp	.+6      	; 0x47a <Run_Master_Service+0x34>
    }
    else
    {
        Curr_Schedule_ID++;
 474:	8f 5f       	subi	r24, 0xFF	; 255
 476:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Curr_Schedule_ID>
            // Transmit next header in schedule
            Master_LIN_Broadcast_ID(Curr_Schedule_ID);
            // Update schedule
            update_curr_schedule_id();
            // Restart timer
            Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 47a:	44 e0       	ldi	r20, 0x04	; 4
 47c:	50 e0       	ldi	r21, 0x00	; 0
 47e:	60 e0       	ldi	r22, 0x00	; 0
 480:	70 e0       	ldi	r23, 0x00	; 0
 482:	87 e0       	ldi	r24, 0x07	; 7
 484:	91 e0       	ldi	r25, 0x01	; 1
 486:	0e 94 56 04 	call	0x8ac	; 0x8ac <Start_Timer>
            break;
 48a:	08 95       	ret
        case EVT_TEST_TIMEOUT:
            // Just a test
             for (int i = 0; i < NUM_SLAVES; i++)
             {
                 uint8_t temp_index = i<<1;
                 My_Command_Data[temp_index] = test_counter;
 48c:	60 91 15 01 	lds	r22, 0x0115	; 0x800115 <test_counter>
 490:	e6 e2       	ldi	r30, 0x26	; 38
 492:	f1 e0       	ldi	r31, 0x01	; 1
 494:	60 83       	st	Z, r22
                 My_Command_Data[temp_index+1] = 0xFF;
 496:	8f ef       	ldi	r24, 0xFF	; 255
 498:	81 83       	std	Z+1, r24	; 0x01
        case EVT_TEST_TIMEOUT:
            // Just a test
             for (int i = 0; i < NUM_SLAVES; i++)
             {
                 uint8_t temp_index = i<<1;
                 My_Command_Data[temp_index] = test_counter;
 49a:	62 83       	std	Z+2, r22	; 0x02
                 My_Command_Data[temp_index+1] = 0xFF;
 49c:	83 83       	std	Z+3, r24	; 0x03
        case EVT_TEST_TIMEOUT:
            // Just a test
             for (int i = 0; i < NUM_SLAVES; i++)
             {
                 uint8_t temp_index = i<<1;
                 My_Command_Data[temp_index] = test_counter;
 49e:	64 83       	std	Z+4, r22	; 0x04
                 My_Command_Data[temp_index+1] = 0xFF;
 4a0:	85 83       	std	Z+5, r24	; 0x05
             }
            Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
 4a2:	81 e0       	ldi	r24, 0x01	; 1
 4a4:	0e 94 63 03 	call	0x6c6	; 0x6c6 <Set_PWM_Duty_Cycle>
            test_counter++;
 4a8:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <test_counter>
 4ac:	8f 5f       	subi	r24, 0xFF	; 255
            if (100 < test_counter) {test_counter = 0;};
 4ae:	85 36       	cpi	r24, 0x65	; 101
 4b0:	18 f4       	brcc	.+6      	; 0x4b8 <Run_Master_Service+0x72>
                 uint8_t temp_index = i<<1;
                 My_Command_Data[temp_index] = test_counter;
                 My_Command_Data[temp_index+1] = 0xFF;
             }
            Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
            test_counter++;
 4b2:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <test_counter>
 4b6:	02 c0       	rjmp	.+4      	; 0x4bc <Run_Master_Service+0x76>
            if (100 < test_counter) {test_counter = 0;};
 4b8:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <test_counter>
            Start_Timer(&Testing_Timer, 500);
 4bc:	44 ef       	ldi	r20, 0xF4	; 244
 4be:	51 e0       	ldi	r21, 0x01	; 1
 4c0:	60 e0       	ldi	r22, 0x00	; 0
 4c2:	70 e0       	ldi	r23, 0x00	; 0
 4c4:	82 e0       	ldi	r24, 0x02	; 2
 4c6:	91 e0       	ldi	r25, 0x01	; 1
 4c8:	0e 94 56 04 	call	0x8ac	; 0x8ac <Start_Timer>
 4cc:	08 95       	ret

000004ce <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
 4ce:	ef 92       	push	r14
 4d0:	ff 92       	push	r15
 4d2:	0f 93       	push	r16
 4d4:	1f 93       	push	r17
 4d6:	cf 93       	push	r28
 4d8:	df 93       	push	r29
 4da:	7c 01       	movw	r14, r24
 4dc:	8b 01       	movw	r16, r22
 4de:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
 4e0:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
 4e2:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 4e4:	4c e0       	ldi	r20, 0x0C	; 12
 4e6:	50 e0       	ldi	r21, 0x00	; 0
 4e8:	60 e0       	ldi	r22, 0x00	; 0
 4ea:	70 e0       	ldi	r23, 0x00	; 0
 4ec:	80 e0       	ldi	r24, 0x00	; 0
 4ee:	0e 94 0c 01 	call	0x218	; 0x218 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
 4f2:	f0 92 33 01 	sts	0x0133, r15	; 0x800133 <p_My_Node_ID+0x1>
 4f6:	e0 92 32 01 	sts	0x0132, r14	; 0x800132 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
 4fa:	10 93 31 01 	sts	0x0131, r17	; 0x800131 <p_My_Command_Data+0x1>
 4fe:	00 93 30 01 	sts	0x0130, r16	; 0x800130 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
 502:	d0 93 2f 01 	sts	0x012F, r29	; 0x80012f <p_My_Status_Data+0x1>
 506:	c0 93 2e 01 	sts	0x012E, r28	; 0x80012e <p_My_Status_Data>
}
 50a:	df 91       	pop	r29
 50c:	cf 91       	pop	r28
 50e:	1f 91       	pop	r17
 510:	0f 91       	pop	r16
 512:	ff 90       	pop	r15
 514:	ef 90       	pop	r14
 516:	08 95       	ret

00000518 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 518:	40 e0       	ldi	r20, 0x00	; 0
 51a:	68 2f       	mov	r22, r24
 51c:	80 e0       	ldi	r24, 0x00	; 0
 51e:	0e 94 31 01 	call	0x262	; 0x262 <lin_tx_header>
 522:	08 95       	ret

00000524 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 524:	1f 92       	push	r1
 526:	0f 92       	push	r0
 528:	0f b6       	in	r0, 0x3f	; 63
 52a:	0f 92       	push	r0
 52c:	11 24       	eor	r1, r1
 52e:	2f 93       	push	r18
 530:	3f 93       	push	r19
 532:	4f 93       	push	r20
 534:	5f 93       	push	r21
 536:	6f 93       	push	r22
 538:	7f 93       	push	r23
 53a:	8f 93       	push	r24
 53c:	9f 93       	push	r25
 53e:	af 93       	push	r26
 540:	bf 93       	push	r27
 542:	ef 93       	push	r30
 544:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
 546:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 54a:	8f 70       	andi	r24, 0x0F	; 15
 54c:	82 30       	cpi	r24, 0x02	; 2
 54e:	09 f4       	brne	.+2      	; 0x552 <__vector_12+0x2e>
 550:	68 c0       	rjmp	.+208    	; 0x622 <__vector_12+0xfe>
 552:	84 30       	cpi	r24, 0x04	; 4
 554:	21 f0       	breq	.+8      	; 0x55e <__vector_12+0x3a>
 556:	81 30       	cpi	r24, 0x01	; 1
 558:	09 f0       	breq	.+2      	; 0x55c <__vector_12+0x38>
 55a:	66 c0       	rjmp	.+204    	; 0x628 <__vector_12+0x104>
 55c:	37 c0       	rjmp	.+110    	; 0x5cc <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
 55e:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 562:	69 2f       	mov	r22, r25
 564:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
 566:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <p_My_Node_ID>
 56a:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <p_My_Node_ID+0x1>
 56e:	80 81       	ld	r24, Z
 570:	68 13       	cpse	r22, r24
 572:	05 c0       	rjmp	.+10     	; 0x57e <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 574:	62 e0       	ldi	r22, 0x02	; 2
 576:	80 e0       	ldi	r24, 0x00	; 0
 578:	0e 94 67 01 	call	0x2ce	; 0x2ce <lin_rx_response>
 57c:	23 c0       	rjmp	.+70     	; 0x5c4 <__vector_12+0xa0>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 57e:	28 2f       	mov	r18, r24
 580:	21 60       	ori	r18, 0x01	; 1
 582:	62 13       	cpse	r22, r18
 584:	09 c0       	rjmp	.+18     	; 0x598 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is 2 bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 586:	60 91 2e 01 	lds	r22, 0x012E	; 0x80012e <p_My_Status_Data>
 58a:	70 91 2f 01 	lds	r23, 0x012F	; 0x80012f <p_My_Status_Data+0x1>
 58e:	42 e0       	ldi	r20, 0x02	; 2
 590:	80 e0       	ldi	r24, 0x00	; 0
 592:	0e 94 84 01 	call	0x308	; 0x308 <lin_tx_response>
 596:	16 c0       	rjmp	.+44     	; 0x5c4 <__vector_12+0xa0>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
 598:	81 11       	cpse	r24, r1
 59a:	14 c0       	rjmp	.+40     	; 0x5c4 <__vector_12+0xa0>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
 59c:	90 fd       	sbrc	r25, 0
 59e:	0e c0       	rjmp	.+28     	; 0x5bc <__vector_12+0x98>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is 2*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 5a0:	70 e0       	ldi	r23, 0x00	; 0
 5a2:	62 50       	subi	r22, 0x02	; 2
 5a4:	71 09       	sbc	r23, r1
 5a6:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <p_My_Command_Data>
 5aa:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <p_My_Command_Data+0x1>
 5ae:	68 0f       	add	r22, r24
 5b0:	79 1f       	adc	r23, r25
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 5b2:	42 e0       	ldi	r20, 0x02	; 2
 5b4:	80 e0       	ldi	r24, 0x00	; 0
 5b6:	0e 94 84 01 	call	0x308	; 0x308 <lin_tx_response>
 5ba:	04 c0       	rjmp	.+8      	; 0x5c4 <__vector_12+0xa0>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 5bc:	62 e0       	ldi	r22, 0x02	; 2
 5be:	80 e0       	ldi	r24, 0x00	; 0
 5c0:	0e 94 67 01 	call	0x2ce	; 0x2ce <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
 5c4:	84 e0       	ldi	r24, 0x04	; 4
 5c6:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 5ca:	2e c0       	rjmp	.+92     	; 0x628 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
 5cc:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <p_My_Node_ID>
 5d0:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <p_My_Node_ID+0x1>
 5d4:	80 81       	ld	r24, Z
 5d6:	81 11       	cpse	r24, r1
 5d8:	14 c0       	rjmp	.+40     	; 0x602 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
 5da:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 5de:	8e 73       	andi	r24, 0x3E	; 62
 5e0:	90 e0       	ldi	r25, 0x00	; 0
 5e2:	02 97       	sbiw	r24, 0x02	; 2
 5e4:	20 91 2e 01 	lds	r18, 0x012E	; 0x80012e <p_My_Status_Data>
 5e8:	30 91 2f 01 	lds	r19, 0x012F	; 0x80012f <p_My_Status_Data+0x1>
 5ec:	82 0f       	add	r24, r18
 5ee:	93 1f       	adc	r25, r19
 5f0:	0e 94 b5 01 	call	0x36a	; 0x36a <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
 5f4:	60 e1       	ldi	r22, 0x10	; 16
 5f6:	70 e0       	ldi	r23, 0x00	; 0
 5f8:	80 e0       	ldi	r24, 0x00	; 0
 5fa:	90 e0       	ldi	r25, 0x00	; 0
 5fc:	0e 94 8d 00 	call	0x11a	; 0x11a <Post_Event>
 600:	0c c0       	rjmp	.+24     	; 0x61a <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
 602:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <p_My_Command_Data>
 606:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <p_My_Command_Data+0x1>
 60a:	0e 94 b5 01 	call	0x36a	; 0x36a <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
 60e:	62 e0       	ldi	r22, 0x02	; 2
 610:	70 e0       	ldi	r23, 0x00	; 0
 612:	80 e0       	ldi	r24, 0x00	; 0
 614:	90 e0       	ldi	r25, 0x00	; 0
 616:	0e 94 8d 00 	call	0x11a	; 0x11a <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
 61a:	81 e0       	ldi	r24, 0x01	; 1
 61c:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 620:	03 c0       	rjmp	.+6      	; 0x628 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
 622:	82 e0       	ldi	r24, 0x02	; 2
 624:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
 628:	ff 91       	pop	r31
 62a:	ef 91       	pop	r30
 62c:	bf 91       	pop	r27
 62e:	af 91       	pop	r26
 630:	9f 91       	pop	r25
 632:	8f 91       	pop	r24
 634:	7f 91       	pop	r23
 636:	6f 91       	pop	r22
 638:	5f 91       	pop	r21
 63a:	4f 91       	pop	r20
 63c:	3f 91       	pop	r19
 63e:	2f 91       	pop	r18
 640:	0f 90       	pop	r0
 642:	0f be       	out	0x3f, r0	; 63
 644:	0f 90       	pop	r0
 646:	1f 90       	pop	r1
 648:	18 95       	reti

0000064a <__vector_13>:

ISR(LIN_ERR_vect)
{
 64a:	1f 92       	push	r1
 64c:	0f 92       	push	r0
 64e:	0f b6       	in	r0, 0x3f	; 63
 650:	0f 92       	push	r0
 652:	11 24       	eor	r1, r1
 654:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
 656:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
 65a:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <My_LIN_Error_Count>
 65e:	8f 5f       	subi	r24, 0xFF	; 255
 660:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
 664:	88 e0       	ldi	r24, 0x08	; 8
 666:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 66a:	8f 91       	pop	r24
 66c:	0f 90       	pop	r0
 66e:	0f be       	out	0x3f, r0	; 63
 670:	0f 90       	pop	r0
 672:	1f 90       	pop	r1
 674:	18 95       	reti

00000676 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 676:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 678:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
 67a:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
 67e:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 682:	84 e2       	ldi	r24, 0x24	; 36
 684:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 688:	84 b1       	in	r24, 0x04	; 4
 68a:	88 61       	ori	r24, 0x18	; 24
 68c:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
 68e:	8f e1       	ldi	r24, 0x1F	; 31
 690:	93 e0       	ldi	r25, 0x03	; 3
 692:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 696:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
 69a:	8f ef       	ldi	r24, 0xFF	; 255
 69c:	9f ef       	ldi	r25, 0xFF	; 255
 69e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 6a2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
 6a6:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 6aa:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 6ae:	82 ef       	ldi	r24, 0xF2	; 242
 6b0:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
 6b4:	e1 e8       	ldi	r30, 0x81	; 129
 6b6:	f0 e0       	ldi	r31, 0x00	; 0
 6b8:	88 e1       	ldi	r24, 0x18	; 24
 6ba:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= (1<<CS10);
 6bc:	80 81       	ld	r24, Z
 6be:	81 60       	ori	r24, 0x01	; 1
 6c0:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 6c2:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 6c4:	08 95       	ret

000006c6 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
 6c6:	88 23       	and	r24, r24
 6c8:	19 f0       	breq	.+6      	; 0x6d0 <Set_PWM_Duty_Cycle+0xa>
 6ca:	81 30       	cpi	r24, 0x01	; 1
 6cc:	c1 f0       	breq	.+48     	; 0x6fe <Set_PWM_Duty_Cycle+0x38>
 6ce:	08 95       	ret
 6d0:	65 36       	cpi	r22, 0x65	; 101
 6d2:	08 f0       	brcs	.+2      	; 0x6d6 <Set_PWM_Duty_Cycle+0x10>
 6d4:	64 e6       	ldi	r22, 0x64	; 100
    {
        duty_cycle = 100;
    }
    
    // Return the calculated value
    if (0 < duty_cycle)
 6d6:	66 23       	and	r22, r22
 6d8:	59 f0       	breq	.+22     	; 0x6f0 <Set_PWM_Duty_Cycle+0x2a>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 6da:	84 e6       	ldi	r24, 0x64	; 100
 6dc:	90 e0       	ldi	r25, 0x00	; 0
 6de:	86 1b       	sub	r24, r22
 6e0:	91 09       	sbc	r25, r1
 6e2:	88 0f       	add	r24, r24
 6e4:	99 1f       	adc	r25, r25
 6e6:	88 0f       	add	r24, r24
 6e8:	99 1f       	adc	r25, r25
 6ea:	88 0f       	add	r24, r24
 6ec:	99 1f       	adc	r25, r25
 6ee:	02 c0       	rjmp	.+4      	; 0x6f4 <Set_PWM_Duty_Cycle+0x2e>
    }
    return OCR_DC_ZERO;
 6f0:	8f ef       	ldi	r24, 0xFF	; 255
 6f2:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
 6f4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 6f8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
 6fc:	08 95       	ret
 6fe:	65 36       	cpi	r22, 0x65	; 101
 700:	08 f0       	brcs	.+2      	; 0x704 <Set_PWM_Duty_Cycle+0x3e>
 702:	64 e6       	ldi	r22, 0x64	; 100
    {
        duty_cycle = 100;
    }
    
    // Return the calculated value
    if (0 < duty_cycle)
 704:	66 23       	and	r22, r22
 706:	59 f0       	breq	.+22     	; 0x71e <Set_PWM_Duty_Cycle+0x58>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 708:	84 e6       	ldi	r24, 0x64	; 100
 70a:	90 e0       	ldi	r25, 0x00	; 0
 70c:	86 1b       	sub	r24, r22
 70e:	91 09       	sbc	r25, r1
 710:	88 0f       	add	r24, r24
 712:	99 1f       	adc	r25, r25
 714:	88 0f       	add	r24, r24
 716:	99 1f       	adc	r25, r25
 718:	88 0f       	add	r24, r24
 71a:	99 1f       	adc	r25, r25
 71c:	02 c0       	rjmp	.+4      	; 0x722 <Set_PWM_Duty_Cycle+0x5c>
    }
    return OCR_DC_ZERO;
 71e:	8f ef       	ldi	r24, 0xFF	; 255
 720:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
 722:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 726:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 72a:	08 95       	ret

0000072c <MS_SPI_Initialize>:

    // Set slave select low to indicate start of transmission
    PORTA &= ~(1<<SS);

    // Send first byte out
    SPDR = *(p_My_SPI_Data + data_index);
 72c:	fc 01       	movw	r30, r24
 72e:	80 81       	ld	r24, Z
 730:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <Master_Slave_Identifier>
 734:	70 93 38 01 	sts	0x0138, r23	; 0x800138 <p_My_SPI_Data+0x1>
 738:	60 93 37 01 	sts	0x0137, r22	; 0x800137 <p_My_SPI_Data>
 73c:	81 11       	cpse	r24, r1
 73e:	09 c0       	rjmp	.+18     	; 0x752 <MS_SPI_Initialize+0x26>
 740:	81 b1       	in	r24, 0x01	; 1
 742:	80 67       	ori	r24, 0x70	; 112
 744:	81 b9       	out	0x01, r24	; 1
 746:	80 ed       	ldi	r24, 0xD0	; 208
 748:	8c bd       	out	0x2c, r24	; 44
 74a:	16 9a       	sbi	0x02, 6	; 2
 74c:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <data_index>
 750:	08 95       	ret
 752:	0a 9a       	sbi	0x01, 2	; 1
 754:	80 ec       	ldi	r24, 0xC0	; 192
 756:	8c bd       	out	0x2c, r24	; 44
 758:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <data_index>
 75c:	08 95       	ret

0000075e <__vector_14>:
        Will fire only on slave side

****************************************************************************/

ISR(SPI_STC_vect)
{
 75e:	1f 92       	push	r1
 760:	0f 92       	push	r0
 762:	0f b6       	in	r0, 0x3f	; 63
 764:	0f 92       	push	r0
 766:	11 24       	eor	r1, r1
 768:	2f 93       	push	r18
 76a:	3f 93       	push	r19
 76c:	8f 93       	push	r24
 76e:	9f 93       	push	r25
 770:	ef 93       	push	r30
 772:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
 774:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <Master_Slave_Identifier>
 778:	81 11       	cpse	r24, r1
 77a:	1c c0       	rjmp	.+56     	; 0x7b4 <__vector_14+0x56>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
 77c:	8d b5       	in	r24, 0x2d	; 45

        // Read and set RX_Data
        *(p_My_SPI_Data + data_index) = SPDR;
 77e:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <p_My_SPI_Data>
 782:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <p_My_SPI_Data+0x1>
 786:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <data_index>
 78a:	9e b5       	in	r25, 0x2e	; 46
 78c:	f9 01       	movw	r30, r18
 78e:	e8 0f       	add	r30, r24
 790:	f1 1d       	adc	r31, r1
 792:	90 83       	st	Z, r25

        // Increment data index
        data_index++;
 794:	8f 5f       	subi	r24, 0xFF	; 255
 796:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <data_index>

        // If all data has been sent
        if (data_index == Expected_Data_Length)
 79a:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <Expected_Data_Length>
 79e:	89 13       	cpse	r24, r25
 7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__vector_14+0x4c>
        {
            // Reset Data index counter
            data_index = 0;
 7a2:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <data_index>

            // End transmission by pulling SS high
            PORTA |= (1<<SS);
 7a6:	16 9a       	sbi	0x02, 6	; 2
 7a8:	05 c0       	rjmp	.+10     	; 0x7b4 <__vector_14+0x56>
        }
        else
        {
            // Send consecutive bytes out
            SPDR = *(p_My_SPI_Data + data_index);
 7aa:	f9 01       	movw	r30, r18
 7ac:	e8 0f       	add	r30, r24
 7ae:	f1 1d       	adc	r31, r1
 7b0:	80 81       	ld	r24, Z
 7b2:	8e bd       	out	0x2e, r24	; 46
    {
        // Needs to be discussed

        // Currently not being used, will worry about later        
    }
}
 7b4:	ff 91       	pop	r31
 7b6:	ef 91       	pop	r30
 7b8:	9f 91       	pop	r25
 7ba:	8f 91       	pop	r24
 7bc:	3f 91       	pop	r19
 7be:	2f 91       	pop	r18
 7c0:	0f 90       	pop	r0
 7c2:	0f be       	out	0x3f, r0	; 63
 7c4:	0f 90       	pop	r0
 7c6:	1f 90       	pop	r1
 7c8:	18 95       	reti

000007ca <Init_Timer_Module>:

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 7ca:	e9 e3       	ldi	r30, 0x39	; 57
 7cc:	f1 e0       	ldi	r31, 0x01	; 1
 7ce:	ad e3       	ldi	r26, 0x3D	; 61
 7d0:	b1 e0       	ldi	r27, 0x01	; 1
 7d2:	81 ea       	ldi	r24, 0xA1	; 161
 7d4:	91 e0       	ldi	r25, 0x01	; 1
 7d6:	11 82       	std	Z+1, r1	; 0x01
 7d8:	10 82       	st	Z, r1
 7da:	13 82       	std	Z+3, r1	; 0x03
 7dc:	12 82       	std	Z+2, r1	; 0x02
 7de:	1c 92       	st	X, r1
 7e0:	15 82       	std	Z+5, r1	; 0x05
 7e2:	16 82       	std	Z+6, r1	; 0x06
 7e4:	17 82       	std	Z+7, r1	; 0x07
 7e6:	10 86       	std	Z+8, r1	; 0x08
 7e8:	11 86       	std	Z+9, r1	; 0x09
 7ea:	12 86       	std	Z+10, r1	; 0x0a
 7ec:	13 86       	std	Z+11, r1	; 0x0b
 7ee:	14 86       	std	Z+12, r1	; 0x0c
 7f0:	3d 96       	adiw	r30, 0x0d	; 13
 7f2:	1d 96       	adiw	r26, 0x0d	; 13
 7f4:	e8 17       	cp	r30, r24
 7f6:	f9 07       	cpc	r31, r25
 7f8:	71 f7       	brne	.-36     	; 0x7d6 <Init_Timer_Module+0xc>
 7fa:	15 bc       	out	0x25, r1	; 37
 7fc:	16 bc       	out	0x26, r1	; 38
 7fe:	18 bc       	out	0x28, r1	; 40
 800:	88 b5       	in	r24, 0x28	; 40
 802:	83 58       	subi	r24, 0x83	; 131
 804:	88 bd       	out	0x28, r24	; 40
 806:	82 e0       	ldi	r24, 0x02	; 2
 808:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 80c:	84 e0       	ldi	r24, 0x04	; 4
 80e:	86 bd       	out	0x26, r24	; 38
 810:	08 95       	ret

00000812 <Register_Timer>:
 812:	cf 93       	push	r28
 814:	df 93       	push	r29
 816:	c0 91 39 01 	lds	r28, 0x0139	; 0x800139 <Timers>
 81a:	d0 91 3a 01 	lds	r29, 0x013A	; 0x80013a <Timers+0x1>
 81e:	c8 17       	cp	r28, r24
 820:	d9 07       	cpc	r29, r25
 822:	09 f4       	brne	.+2      	; 0x826 <Register_Timer+0x14>
 824:	40 c0       	rjmp	.+128    	; 0x8a6 <Register_Timer+0x94>
 826:	a9 e3       	ldi	r26, 0x39	; 57
 828:	b1 e0       	ldi	r27, 0x01	; 1
 82a:	44 e9       	ldi	r20, 0x94	; 148
 82c:	51 e0       	ldi	r21, 0x01	; 1
 82e:	fd 01       	movw	r30, r26
 830:	25 85       	ldd	r18, Z+13	; 0x0d
 832:	36 85       	ldd	r19, Z+14	; 0x0e
 834:	28 17       	cp	r18, r24
 836:	39 07       	cpc	r19, r25
 838:	b1 f1       	breq	.+108    	; 0x8a6 <Register_Timer+0x94>
 83a:	3d 96       	adiw	r30, 0x0d	; 13
 83c:	e4 17       	cp	r30, r20
 83e:	f5 07       	cpc	r31, r21
 840:	b9 f7       	brne	.-18     	; 0x830 <Register_Timer+0x1e>
 842:	2c c0       	rjmp	.+88     	; 0x89c <Register_Timer+0x8a>
 844:	1d 96       	adiw	r26, 0x0d	; 13
 846:	4d 91       	ld	r20, X+
 848:	5c 91       	ld	r21, X
 84a:	1e 97       	sbiw	r26, 0x0e	; 14
 84c:	45 2b       	or	r20, r21
 84e:	f9 f4       	brne	.+62     	; 0x88e <Register_Timer+0x7c>
 850:	02 c0       	rjmp	.+4      	; 0x856 <Register_Timer+0x44>
 852:	20 e0       	ldi	r18, 0x00	; 0
 854:	30 e0       	ldi	r19, 0x00	; 0
 856:	f9 01       	movw	r30, r18
 858:	ee 0f       	add	r30, r30
 85a:	ff 1f       	adc	r31, r31
 85c:	e2 0f       	add	r30, r18
 85e:	f3 1f       	adc	r31, r19
 860:	ee 0f       	add	r30, r30
 862:	ff 1f       	adc	r31, r31
 864:	ee 0f       	add	r30, r30
 866:	ff 1f       	adc	r31, r31
 868:	2e 0f       	add	r18, r30
 86a:	3f 1f       	adc	r19, r31
 86c:	f9 01       	movw	r30, r18
 86e:	e7 5c       	subi	r30, 0xC7	; 199
 870:	fe 4f       	sbci	r31, 0xFE	; 254
 872:	91 83       	std	Z+1, r25	; 0x01
 874:	80 83       	st	Z, r24
 876:	73 83       	std	Z+3, r23	; 0x03
 878:	62 83       	std	Z+2, r22	; 0x02
 87a:	14 82       	std	Z+4, r1	; 0x04
 87c:	15 82       	std	Z+5, r1	; 0x05
 87e:	16 82       	std	Z+6, r1	; 0x06
 880:	17 82       	std	Z+7, r1	; 0x07
 882:	10 86       	std	Z+8, r1	; 0x08
 884:	11 86       	std	Z+9, r1	; 0x09
 886:	12 86       	std	Z+10, r1	; 0x0a
 888:	13 86       	std	Z+11, r1	; 0x0b
 88a:	14 86       	std	Z+12, r1	; 0x0c
 88c:	0c c0       	rjmp	.+24     	; 0x8a6 <Register_Timer+0x94>
 88e:	2f 5f       	subi	r18, 0xFF	; 255
 890:	3f 4f       	sbci	r19, 0xFF	; 255
 892:	1d 96       	adiw	r26, 0x0d	; 13
 894:	28 30       	cpi	r18, 0x08	; 8
 896:	31 05       	cpc	r19, r1
 898:	a9 f6       	brne	.-86     	; 0x844 <Register_Timer+0x32>
 89a:	05 c0       	rjmp	.+10     	; 0x8a6 <Register_Timer+0x94>
 89c:	cd 2b       	or	r28, r29
 89e:	c9 f2       	breq	.-78     	; 0x852 <Register_Timer+0x40>
 8a0:	21 e0       	ldi	r18, 0x01	; 1
 8a2:	30 e0       	ldi	r19, 0x00	; 0
 8a4:	cf cf       	rjmp	.-98     	; 0x844 <Register_Timer+0x32>
 8a6:	df 91       	pop	r29
 8a8:	cf 91       	pop	r28
 8aa:	08 95       	ret

000008ac <Start_Timer>:
 8ac:	20 91 39 01 	lds	r18, 0x0139	; 0x800139 <Timers>
 8b0:	30 91 3a 01 	lds	r19, 0x013A	; 0x80013a <Timers+0x1>
 8b4:	28 17       	cp	r18, r24
 8b6:	39 07       	cpc	r19, r25
 8b8:	51 f0       	breq	.+20     	; 0x8ce <Start_Timer+0x22>
 8ba:	e9 e3       	ldi	r30, 0x39	; 57
 8bc:	f1 e0       	ldi	r31, 0x01	; 1
 8be:	21 e0       	ldi	r18, 0x01	; 1
 8c0:	30 e0       	ldi	r19, 0x00	; 0
 8c2:	a5 85       	ldd	r26, Z+13	; 0x0d
 8c4:	b6 85       	ldd	r27, Z+14	; 0x0e
 8c6:	a8 17       	cp	r26, r24
 8c8:	b9 07       	cpc	r27, r25
 8ca:	e1 f4       	brne	.+56     	; 0x904 <Start_Timer+0x58>
 8cc:	02 c0       	rjmp	.+4      	; 0x8d2 <Start_Timer+0x26>
 8ce:	20 e0       	ldi	r18, 0x00	; 0
 8d0:	30 e0       	ldi	r19, 0x00	; 0
 8d2:	f9 01       	movw	r30, r18
 8d4:	ee 0f       	add	r30, r30
 8d6:	ff 1f       	adc	r31, r31
 8d8:	e2 0f       	add	r30, r18
 8da:	f3 1f       	adc	r31, r19
 8dc:	ee 0f       	add	r30, r30
 8de:	ff 1f       	adc	r31, r31
 8e0:	ee 0f       	add	r30, r30
 8e2:	ff 1f       	adc	r31, r31
 8e4:	2e 0f       	add	r18, r30
 8e6:	3f 1f       	adc	r19, r31
 8e8:	f9 01       	movw	r30, r18
 8ea:	e7 5c       	subi	r30, 0xC7	; 199
 8ec:	fe 4f       	sbci	r31, 0xFE	; 254
 8ee:	81 e0       	ldi	r24, 0x01	; 1
 8f0:	84 83       	std	Z+4, r24	; 0x04
 8f2:	15 82       	std	Z+5, r1	; 0x05
 8f4:	16 82       	std	Z+6, r1	; 0x06
 8f6:	17 82       	std	Z+7, r1	; 0x07
 8f8:	10 86       	std	Z+8, r1	; 0x08
 8fa:	41 87       	std	Z+9, r20	; 0x09
 8fc:	52 87       	std	Z+10, r21	; 0x0a
 8fe:	63 87       	std	Z+11, r22	; 0x0b
 900:	74 87       	std	Z+12, r23	; 0x0c
 902:	08 95       	ret
 904:	2f 5f       	subi	r18, 0xFF	; 255
 906:	3f 4f       	sbci	r19, 0xFF	; 255
 908:	3d 96       	adiw	r30, 0x0d	; 13
 90a:	28 30       	cpi	r18, 0x08	; 8
 90c:	31 05       	cpc	r19, r1
 90e:	c9 f6       	brne	.-78     	; 0x8c2 <Start_Timer+0x16>
 910:	08 95       	ret

00000912 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 912:	1f 92       	push	r1
 914:	0f 92       	push	r0
 916:	0f b6       	in	r0, 0x3f	; 63
 918:	0f 92       	push	r0
 91a:	11 24       	eor	r1, r1
 91c:	ef 92       	push	r14
 91e:	ff 92       	push	r15
 920:	0f 93       	push	r16
 922:	1f 93       	push	r17
 924:	2f 93       	push	r18
 926:	3f 93       	push	r19
 928:	4f 93       	push	r20
 92a:	5f 93       	push	r21
 92c:	6f 93       	push	r22
 92e:	7f 93       	push	r23
 930:	8f 93       	push	r24
 932:	9f 93       	push	r25
 934:	af 93       	push	r26
 936:	bf 93       	push	r27
 938:	cf 93       	push	r28
 93a:	df 93       	push	r29
 93c:	ef 93       	push	r30
 93e:	ff 93       	push	r31
    // No need to clear interrupt b/c it is cleared in HW (p. 104)

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
 940:	88 b5       	in	r24, 0x28	; 40
 942:	83 58       	subi	r24, 0x83	; 131
 944:	88 bd       	out	0x28, r24	; 40
 946:	0d e3       	ldi	r16, 0x3D	; 61
 948:	11 e0       	ldi	r17, 0x01	; 1
 94a:	c9 e3       	ldi	r28, 0x39	; 57
 94c:	d1 e0       	ldi	r29, 0x01	; 1
 94e:	0f 2e       	mov	r0, r31
 950:	f1 ea       	ldi	r31, 0xA1	; 161
 952:	ef 2e       	mov	r14, r31
 954:	f1 e0       	ldi	r31, 0x01	; 1
 956:	ff 2e       	mov	r15, r31
 958:	f0 2d       	mov	r31, r0
 95a:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
 95c:	80 81       	ld	r24, Z
 95e:	88 23       	and	r24, r24
 960:	39 f1       	breq	.+78     	; 0x9b0 <__vector_10+0x9e>
        {
            // Add one to time, subtract one from ticks left
            Timers[i].ticks_since_start += 1;
 962:	8d 81       	ldd	r24, Y+5	; 0x05
 964:	9e 81       	ldd	r25, Y+6	; 0x06
 966:	af 81       	ldd	r26, Y+7	; 0x07
 968:	b8 85       	ldd	r27, Y+8	; 0x08
 96a:	01 96       	adiw	r24, 0x01	; 1
 96c:	a1 1d       	adc	r26, r1
 96e:	b1 1d       	adc	r27, r1
 970:	8d 83       	std	Y+5, r24	; 0x05
 972:	9e 83       	std	Y+6, r25	; 0x06
 974:	af 83       	std	Y+7, r26	; 0x07
 976:	b8 87       	std	Y+8, r27	; 0x08
            Timers[i].ticks_remaining -= 1;
 978:	89 85       	ldd	r24, Y+9	; 0x09
 97a:	9a 85       	ldd	r25, Y+10	; 0x0a
 97c:	ab 85       	ldd	r26, Y+11	; 0x0b
 97e:	bc 85       	ldd	r27, Y+12	; 0x0c
 980:	01 97       	sbiw	r24, 0x01	; 1
 982:	a1 09       	sbc	r26, r1
 984:	b1 09       	sbc	r27, r1
 986:	89 87       	std	Y+9, r24	; 0x09
 988:	9a 87       	std	Y+10, r25	; 0x0a
 98a:	ab 87       	std	Y+11, r26	; 0x0b
 98c:	bc 87       	std	Y+12, r27	; 0x0c

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
 98e:	89 2b       	or	r24, r25
 990:	8a 2b       	or	r24, r26
 992:	8b 2b       	or	r24, r27
 994:	69 f4       	brne	.+26     	; 0x9b0 <__vector_10+0x9e>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
 996:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
 998:	ea 81       	ldd	r30, Y+2	; 0x02
 99a:	fb 81       	ldd	r31, Y+3	; 0x03
 99c:	30 97       	sbiw	r30, 0x00	; 0
 99e:	41 f0       	breq	.+16     	; 0x9b0 <__vector_10+0x9e>
                {
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 9a0:	88 81       	ld	r24, Y
 9a2:	99 81       	ldd	r25, Y+1	; 0x01
 9a4:	dc 01       	movw	r26, r24
 9a6:	6d 91       	ld	r22, X+
 9a8:	7d 91       	ld	r23, X+
 9aa:	8d 91       	ld	r24, X+
 9ac:	9c 91       	ld	r25, X
 9ae:	09 95       	icall
 9b0:	03 5f       	subi	r16, 0xF3	; 243
 9b2:	1f 4f       	sbci	r17, 0xFF	; 255
 9b4:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
 9b6:	ce 15       	cp	r28, r14
 9b8:	df 05       	cpc	r29, r15
 9ba:	79 f6       	brne	.-98     	; 0x95a <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
 9bc:	ff 91       	pop	r31
 9be:	ef 91       	pop	r30
 9c0:	df 91       	pop	r29
 9c2:	cf 91       	pop	r28
 9c4:	bf 91       	pop	r27
 9c6:	af 91       	pop	r26
 9c8:	9f 91       	pop	r25
 9ca:	8f 91       	pop	r24
 9cc:	7f 91       	pop	r23
 9ce:	6f 91       	pop	r22
 9d0:	5f 91       	pop	r21
 9d2:	4f 91       	pop	r20
 9d4:	3f 91       	pop	r19
 9d6:	2f 91       	pop	r18
 9d8:	1f 91       	pop	r17
 9da:	0f 91       	pop	r16
 9dc:	ff 90       	pop	r15
 9de:	ef 90       	pop	r14
 9e0:	0f 90       	pop	r0
 9e2:	0f be       	out	0x3f, r0	; 63
 9e4:	0f 90       	pop	r0
 9e6:	1f 90       	pop	r1
 9e8:	18 95       	reti

000009ea <_exit>:
 9ea:	f8 94       	cli

000009ec <__stop_program>:
 9ec:	ff cf       	rjmp	.-2      	; 0x9ec <__stop_program>
