<?xml version="1.0"?>
<core_definition
    xmlns="http://www.arm.com/core_definition"
    xmlns:cr="http://www.arm.com/core_reg"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:tcf="http://com.arm.targetconfigurationeditor"
    xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd"
    architecture="ARMv7A">

    <name>Cortex-A5</name>
    <internal_name>Cortex-A5</internal_name>
    <series>A</series>

    <cr:register_list name="Core" display_by_default="true">
        <xi:include href="Registers/core_registers.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register)"/>
        <xi:include href="Registers/CPSR/V6_7_tz.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register)"/>
        <xi:include href="Registers/banked_registers_V6_7.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/tz_registers.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <!-- Mode enum vals -->
        <xi:include href="Registers/CPSR/V6_7_tz.xml" xpointer="xmlns(tcf=http://com.arm.targetconfigurationeditor)xpointer(//tcf:enumeration)"/>
    </cr:register_list>

    <cr:register_list name="CP15">
        <xi:include href="Registers/CP15/Cortex-A5_Control.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_ID.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_Secure.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_Normal.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_Cache.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_Perf.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_TLB.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/CP15/Cortex-A5_VA2PA.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <!-- CP15 enum vals -->
        <xi:include href="Registers/CP15/Cortex-A5_Enums.xml" xpointer="xmlns(tcf=http://com.arm.targetconfigurationeditor)xpointer(//tcf:enumeration)"/>
    </cr:register_list>

    <cr:register_list name="VFP">
        <xi:include href="Registers/VFP/VFPv3-SIMD.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/VFP/VFPv3-SIMD.xml" xpointer="xmlns(tcf=http://com.arm.targetconfigurationeditor)xpointer(//tcf:enumeration)"/>
    </cr:register_list>

    <cr:register_list name="SIMD">
        <xi:include href="Registers/VFP/SIMD.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
    </cr:register_list>

    <cr:register_list name="GIC">
        <xi:include href="Registers/GIC/Cortex-A9_GIC_C.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)" />
        <xi:include href="Registers/GIC/Cortex-A9_GIC_D.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)" />
    </cr:register_list>

    <cache_awareness_list type="HARDWARE" cache_preservation_mode_available="false" core="Cortex-A5">
        <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a5.hw.L1ICache">
        </cache_awareness>
        <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a5.hw.L1DCache">
        <associated_cache id="L1D" scope="cluster" />
        </cache_awareness>
    </cache_awareness_list>

    <cache_awareness_list type="FVP">
        <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L1ICache32BitsPhys">
           <associated_cache id="L2"/>
        </cache_awareness>
        <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L1DCache32BitsPhys">
           <associated_cache id="L1D" scope="cluster"/>
           <associated_cache id="L2"/>
        </cache_awareness>
    </cache_awareness_list>
</core_definition>
