// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_sign_and_quantize (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        p_read64,
        p_read65,
        p_read66,
        p_read67,
        p_read68,
        p_read69,
        p_read70,
        p_read71,
        p_read72,
        p_read73,
        p_read74,
        p_read75,
        p_read76,
        p_read77,
        p_read78,
        p_read79,
        p_read80,
        p_read81,
        p_read82,
        p_read83,
        p_read84,
        p_read85,
        p_read86,
        p_read87,
        p_read88,
        p_read89,
        p_read90,
        p_read91,
        p_read92,
        p_read93,
        p_read94,
        p_read95,
        p_read96,
        p_read97,
        p_read98,
        p_read99,
        p_read100,
        p_read101,
        p_read102,
        p_read103,
        p_read104,
        p_read105,
        p_read106,
        p_read107,
        p_read108,
        p_read109,
        p_read110,
        p_read111,
        p_read112,
        p_read113,
        p_read114,
        p_read115,
        p_read116,
        p_read117,
        p_read118,
        p_read119,
        p_read120,
        p_read121,
        p_read122,
        p_read123,
        p_read124,
        p_read125,
        p_read126,
        p_read127,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [12:0] p_read;
input  [12:0] p_read1;
input  [12:0] p_read2;
input  [12:0] p_read3;
input  [12:0] p_read4;
input  [12:0] p_read5;
input  [12:0] p_read6;
input  [12:0] p_read7;
input  [12:0] p_read8;
input  [12:0] p_read9;
input  [12:0] p_read10;
input  [12:0] p_read11;
input  [12:0] p_read12;
input  [12:0] p_read13;
input  [12:0] p_read14;
input  [12:0] p_read15;
input  [12:0] p_read16;
input  [12:0] p_read17;
input  [12:0] p_read18;
input  [12:0] p_read19;
input  [12:0] p_read20;
input  [12:0] p_read21;
input  [12:0] p_read22;
input  [12:0] p_read23;
input  [12:0] p_read24;
input  [12:0] p_read25;
input  [12:0] p_read26;
input  [12:0] p_read27;
input  [12:0] p_read28;
input  [12:0] p_read29;
input  [12:0] p_read30;
input  [12:0] p_read31;
input  [12:0] p_read32;
input  [12:0] p_read33;
input  [12:0] p_read34;
input  [12:0] p_read35;
input  [12:0] p_read36;
input  [12:0] p_read37;
input  [12:0] p_read38;
input  [12:0] p_read39;
input  [12:0] p_read40;
input  [12:0] p_read41;
input  [12:0] p_read42;
input  [12:0] p_read43;
input  [12:0] p_read44;
input  [12:0] p_read45;
input  [12:0] p_read46;
input  [12:0] p_read47;
input  [12:0] p_read48;
input  [12:0] p_read49;
input  [12:0] p_read50;
input  [12:0] p_read51;
input  [12:0] p_read52;
input  [12:0] p_read53;
input  [12:0] p_read54;
input  [12:0] p_read55;
input  [12:0] p_read56;
input  [12:0] p_read57;
input  [12:0] p_read58;
input  [12:0] p_read59;
input  [12:0] p_read60;
input  [12:0] p_read61;
input  [12:0] p_read62;
input  [12:0] p_read63;
input  [12:0] p_read64;
input  [12:0] p_read65;
input  [12:0] p_read66;
input  [12:0] p_read67;
input  [12:0] p_read68;
input  [12:0] p_read69;
input  [12:0] p_read70;
input  [12:0] p_read71;
input  [12:0] p_read72;
input  [12:0] p_read73;
input  [12:0] p_read74;
input  [12:0] p_read75;
input  [12:0] p_read76;
input  [12:0] p_read77;
input  [12:0] p_read78;
input  [12:0] p_read79;
input  [12:0] p_read80;
input  [12:0] p_read81;
input  [12:0] p_read82;
input  [12:0] p_read83;
input  [12:0] p_read84;
input  [12:0] p_read85;
input  [12:0] p_read86;
input  [12:0] p_read87;
input  [12:0] p_read88;
input  [12:0] p_read89;
input  [12:0] p_read90;
input  [12:0] p_read91;
input  [12:0] p_read92;
input  [12:0] p_read93;
input  [12:0] p_read94;
input  [12:0] p_read95;
input  [12:0] p_read96;
input  [12:0] p_read97;
input  [12:0] p_read98;
input  [12:0] p_read99;
input  [12:0] p_read100;
input  [12:0] p_read101;
input  [12:0] p_read102;
input  [12:0] p_read103;
input  [12:0] p_read104;
input  [12:0] p_read105;
input  [12:0] p_read106;
input  [12:0] p_read107;
input  [12:0] p_read108;
input  [12:0] p_read109;
input  [12:0] p_read110;
input  [12:0] p_read111;
input  [12:0] p_read112;
input  [12:0] p_read113;
input  [12:0] p_read114;
input  [12:0] p_read115;
input  [12:0] p_read116;
input  [12:0] p_read117;
input  [12:0] p_read118;
input  [12:0] p_read119;
input  [12:0] p_read120;
input  [12:0] p_read121;
input  [12:0] p_read122;
input  [12:0] p_read123;
input  [12:0] p_read124;
input  [12:0] p_read125;
input  [12:0] p_read126;
input  [12:0] p_read127;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_idle;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln71_fu_2118_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] w1_load_reg_2744;
reg   [1:0] w1_load_reg_2744_pp0_iter1_reg;
reg   [1:0] w1_load_reg_2744_pp0_iter2_reg;
reg   [1:0] w1_load_reg_2744_pp0_iter3_reg;
wire   [0:0] icmp_ln79_fu_1176_p2;
reg   [0:0] icmp_ln79_reg_2748;
wire   [0:0] icmp_ln79_32_fu_1206_p2;
reg   [0:0] icmp_ln79_32_reg_2753;
wire   [0:0] icmp_ln79_33_fu_1236_p2;
reg   [0:0] icmp_ln79_33_reg_2758;
wire   [0:0] icmp_ln79_34_fu_1266_p2;
reg   [0:0] icmp_ln79_34_reg_2763;
wire   [0:0] icmp_ln79_35_fu_1296_p2;
reg   [0:0] icmp_ln79_35_reg_2768;
wire   [0:0] icmp_ln79_36_fu_1326_p2;
reg   [0:0] icmp_ln79_36_reg_2773;
wire   [0:0] icmp_ln79_37_fu_1356_p2;
reg   [0:0] icmp_ln79_37_reg_2778;
wire   [0:0] icmp_ln79_38_fu_1386_p2;
reg   [0:0] icmp_ln79_38_reg_2783;
wire   [0:0] icmp_ln79_39_fu_1416_p2;
reg   [0:0] icmp_ln79_39_reg_2788;
wire   [0:0] icmp_ln79_40_fu_1446_p2;
reg   [0:0] icmp_ln79_40_reg_2793;
wire   [0:0] icmp_ln79_41_fu_1476_p2;
reg   [0:0] icmp_ln79_41_reg_2798;
reg   [0:0] icmp_ln79_41_reg_2798_pp0_iter1_reg;
wire   [0:0] icmp_ln79_42_fu_1506_p2;
reg   [0:0] icmp_ln79_42_reg_2803;
reg   [0:0] icmp_ln79_42_reg_2803_pp0_iter1_reg;
wire   [0:0] icmp_ln79_43_fu_1536_p2;
reg   [0:0] icmp_ln79_43_reg_2808;
reg   [0:0] icmp_ln79_43_reg_2808_pp0_iter1_reg;
wire   [0:0] icmp_ln79_44_fu_1566_p2;
reg   [0:0] icmp_ln79_44_reg_2813;
reg   [0:0] icmp_ln79_44_reg_2813_pp0_iter1_reg;
wire   [0:0] icmp_ln79_45_fu_1596_p2;
reg   [0:0] icmp_ln79_45_reg_2818;
reg   [0:0] icmp_ln79_45_reg_2818_pp0_iter1_reg;
wire   [0:0] icmp_ln79_46_fu_1626_p2;
reg   [0:0] icmp_ln79_46_reg_2823;
reg   [0:0] icmp_ln79_46_reg_2823_pp0_iter1_reg;
wire   [0:0] icmp_ln79_47_fu_1656_p2;
reg   [0:0] icmp_ln79_47_reg_2828;
reg   [0:0] icmp_ln79_47_reg_2828_pp0_iter1_reg;
wire   [0:0] icmp_ln79_48_fu_1686_p2;
reg   [0:0] icmp_ln79_48_reg_2833;
reg   [0:0] icmp_ln79_48_reg_2833_pp0_iter1_reg;
wire   [0:0] icmp_ln79_49_fu_1716_p2;
reg   [0:0] icmp_ln79_49_reg_2838;
reg   [0:0] icmp_ln79_49_reg_2838_pp0_iter1_reg;
wire   [0:0] icmp_ln79_50_fu_1746_p2;
reg   [0:0] icmp_ln79_50_reg_2843;
reg   [0:0] icmp_ln79_50_reg_2843_pp0_iter1_reg;
wire   [0:0] icmp_ln79_51_fu_1776_p2;
reg   [0:0] icmp_ln79_51_reg_2848;
reg   [0:0] icmp_ln79_51_reg_2848_pp0_iter1_reg;
reg   [0:0] icmp_ln79_51_reg_2848_pp0_iter2_reg;
wire   [0:0] icmp_ln79_52_fu_1806_p2;
reg   [0:0] icmp_ln79_52_reg_2853;
reg   [0:0] icmp_ln79_52_reg_2853_pp0_iter1_reg;
reg   [0:0] icmp_ln79_52_reg_2853_pp0_iter2_reg;
wire   [0:0] icmp_ln79_53_fu_1836_p2;
reg   [0:0] icmp_ln79_53_reg_2858;
reg   [0:0] icmp_ln79_53_reg_2858_pp0_iter1_reg;
reg   [0:0] icmp_ln79_53_reg_2858_pp0_iter2_reg;
wire   [0:0] icmp_ln79_54_fu_1866_p2;
reg   [0:0] icmp_ln79_54_reg_2863;
reg   [0:0] icmp_ln79_54_reg_2863_pp0_iter1_reg;
reg   [0:0] icmp_ln79_54_reg_2863_pp0_iter2_reg;
wire   [0:0] icmp_ln79_55_fu_1896_p2;
reg   [0:0] icmp_ln79_55_reg_2868;
reg   [0:0] icmp_ln79_55_reg_2868_pp0_iter1_reg;
reg   [0:0] icmp_ln79_55_reg_2868_pp0_iter2_reg;
wire   [0:0] icmp_ln79_56_fu_1926_p2;
reg   [0:0] icmp_ln79_56_reg_2873;
reg   [0:0] icmp_ln79_56_reg_2873_pp0_iter1_reg;
reg   [0:0] icmp_ln79_56_reg_2873_pp0_iter2_reg;
wire   [0:0] icmp_ln79_57_fu_1956_p2;
reg   [0:0] icmp_ln79_57_reg_2878;
reg   [0:0] icmp_ln79_57_reg_2878_pp0_iter1_reg;
reg   [0:0] icmp_ln79_57_reg_2878_pp0_iter2_reg;
wire   [0:0] icmp_ln79_58_fu_1986_p2;
reg   [0:0] icmp_ln79_58_reg_2883;
reg   [0:0] icmp_ln79_58_reg_2883_pp0_iter1_reg;
reg   [0:0] icmp_ln79_58_reg_2883_pp0_iter2_reg;
wire   [0:0] icmp_ln79_59_fu_2016_p2;
reg   [0:0] icmp_ln79_59_reg_2888;
reg   [0:0] icmp_ln79_59_reg_2888_pp0_iter1_reg;
reg   [0:0] icmp_ln79_59_reg_2888_pp0_iter2_reg;
wire   [0:0] icmp_ln79_60_fu_2046_p2;
reg   [0:0] icmp_ln79_60_reg_2893;
reg   [0:0] icmp_ln79_60_reg_2893_pp0_iter1_reg;
reg   [0:0] icmp_ln79_60_reg_2893_pp0_iter2_reg;
wire   [0:0] icmp_ln79_61_fu_2076_p2;
reg   [0:0] icmp_ln79_61_reg_2898;
reg   [0:0] icmp_ln79_61_reg_2898_pp0_iter1_reg;
reg   [0:0] icmp_ln79_61_reg_2898_pp0_iter2_reg;
reg   [0:0] icmp_ln79_61_reg_2898_pp0_iter3_reg;
wire   [0:0] icmp_ln79_62_fu_2106_p2;
reg   [0:0] icmp_ln79_62_reg_2903;
reg   [0:0] icmp_ln79_62_reg_2903_pp0_iter1_reg;
reg   [0:0] icmp_ln79_62_reg_2903_pp0_iter2_reg;
reg   [0:0] icmp_ln79_62_reg_2903_pp0_iter3_reg;
wire   [31:0] outw_80_fu_2282_p3;
reg   [31:0] outw_80_reg_2912;
wire   [31:0] outw_100_fu_2450_p3;
reg   [31:0] outw_100_reg_2918;
wire   [31:0] outw_120_fu_2618_p3;
reg   [31:0] outw_120_reg_2924;
reg   [1:0] w1_fu_356;
wire   [1:0] w_fu_2112_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_w1_load;
wire    ap_block_pp0_stage0;
reg   [31:0] output_4_fu_360;
wire   [31:0] outw_124_fu_2650_p3;
reg   [31:0] ap_sig_allocacmp_output_4_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [31:0] output_3_fu_364;
reg   [31:0] output_2_fu_368;
reg   [31:0] output_fu_372;
wire   [12:0] tmp_i_fu_1152_p9;
wire   [12:0] tmp_i_fu_1152_p11;
wire   [12:0] tmp_i_36_fu_1182_p9;
wire   [12:0] tmp_i_36_fu_1182_p11;
wire   [12:0] tmp_1_i_fu_1212_p9;
wire   [12:0] tmp_1_i_fu_1212_p11;
wire   [12:0] tmp_2_i_fu_1242_p9;
wire   [12:0] tmp_2_i_fu_1242_p11;
wire   [12:0] tmp_3_i_fu_1272_p9;
wire   [12:0] tmp_3_i_fu_1272_p11;
wire   [12:0] tmp_4_i_fu_1302_p9;
wire   [12:0] tmp_4_i_fu_1302_p11;
wire   [12:0] tmp_5_i_fu_1332_p9;
wire   [12:0] tmp_5_i_fu_1332_p11;
wire   [12:0] tmp_6_i_fu_1362_p9;
wire   [12:0] tmp_6_i_fu_1362_p11;
wire   [12:0] tmp_7_i_fu_1392_p9;
wire   [12:0] tmp_7_i_fu_1392_p11;
wire   [12:0] tmp_8_i_fu_1422_p9;
wire   [12:0] tmp_8_i_fu_1422_p11;
wire   [12:0] tmp_9_i_fu_1452_p9;
wire   [12:0] tmp_9_i_fu_1452_p11;
wire   [12:0] tmp_10_i_fu_1482_p9;
wire   [12:0] tmp_10_i_fu_1482_p11;
wire   [12:0] tmp_11_i_fu_1512_p9;
wire   [12:0] tmp_11_i_fu_1512_p11;
wire   [12:0] tmp_12_i_fu_1542_p9;
wire   [12:0] tmp_12_i_fu_1542_p11;
wire   [12:0] tmp_13_i_fu_1572_p9;
wire   [12:0] tmp_13_i_fu_1572_p11;
wire   [12:0] tmp_14_i_fu_1602_p9;
wire   [12:0] tmp_14_i_fu_1602_p11;
wire   [12:0] tmp_15_i_fu_1632_p9;
wire   [12:0] tmp_15_i_fu_1632_p11;
wire   [12:0] tmp_16_i_fu_1662_p9;
wire   [12:0] tmp_16_i_fu_1662_p11;
wire   [12:0] tmp_17_i_fu_1692_p9;
wire   [12:0] tmp_17_i_fu_1692_p11;
wire   [12:0] tmp_18_i_fu_1722_p9;
wire   [12:0] tmp_18_i_fu_1722_p11;
wire   [12:0] tmp_19_i_fu_1752_p9;
wire   [12:0] tmp_19_i_fu_1752_p11;
wire   [12:0] tmp_20_i_fu_1782_p9;
wire   [12:0] tmp_20_i_fu_1782_p11;
wire   [12:0] tmp_21_i_fu_1812_p9;
wire   [12:0] tmp_21_i_fu_1812_p11;
wire   [12:0] tmp_22_i_fu_1842_p9;
wire   [12:0] tmp_22_i_fu_1842_p11;
wire   [12:0] tmp_23_i_fu_1872_p9;
wire   [12:0] tmp_23_i_fu_1872_p11;
wire   [12:0] tmp_24_i_fu_1902_p9;
wire   [12:0] tmp_24_i_fu_1902_p11;
wire   [12:0] tmp_25_i_fu_1932_p9;
wire   [12:0] tmp_25_i_fu_1932_p11;
wire   [12:0] tmp_26_i_fu_1962_p9;
wire   [12:0] tmp_26_i_fu_1962_p11;
wire   [12:0] tmp_27_i_fu_1992_p9;
wire   [12:0] tmp_27_i_fu_1992_p11;
wire   [12:0] tmp_28_i_fu_2022_p9;
wire   [12:0] tmp_28_i_fu_2022_p11;
wire   [12:0] tmp_29_i_fu_2052_p9;
wire   [12:0] tmp_29_i_fu_2052_p11;
wire   [12:0] tmp_30_i_fu_2082_p9;
wire   [12:0] tmp_30_i_fu_2082_p11;
wire   [31:0] outw_fu_2129_p3;
wire   [31:0] outw_63_fu_2136_p4;
wire   [31:0] outw_64_fu_2146_p3;
wire   [31:0] outw_65_fu_2153_p4;
wire   [31:0] outw_66_fu_2163_p3;
wire   [31:0] outw_67_fu_2170_p4;
wire   [31:0] outw_68_fu_2180_p3;
wire   [31:0] outw_69_fu_2187_p4;
wire   [31:0] outw_70_fu_2197_p3;
wire   [31:0] outw_71_fu_2204_p4;
wire   [31:0] outw_72_fu_2214_p3;
wire   [31:0] outw_73_fu_2221_p4;
wire   [31:0] outw_74_fu_2231_p3;
wire   [31:0] outw_75_fu_2238_p4;
wire   [31:0] outw_76_fu_2248_p3;
wire   [31:0] outw_77_fu_2255_p4;
wire   [31:0] outw_78_fu_2265_p3;
wire   [31:0] outw_79_fu_2272_p4;
wire   [31:0] outw_81_fu_2289_p4;
wire   [31:0] outw_82_fu_2298_p3;
wire   [31:0] outw_83_fu_2304_p4;
wire   [31:0] outw_84_fu_2314_p3;
wire   [31:0] outw_85_fu_2321_p4;
wire   [31:0] outw_86_fu_2331_p3;
wire   [31:0] outw_87_fu_2338_p4;
wire   [31:0] outw_88_fu_2348_p3;
wire   [31:0] outw_89_fu_2355_p4;
wire   [31:0] outw_90_fu_2365_p3;
wire   [31:0] outw_91_fu_2372_p4;
wire   [31:0] outw_92_fu_2382_p3;
wire   [31:0] outw_93_fu_2389_p4;
wire   [31:0] outw_94_fu_2399_p3;
wire   [31:0] outw_95_fu_2406_p4;
wire   [31:0] outw_96_fu_2416_p3;
wire   [31:0] outw_97_fu_2423_p4;
wire   [31:0] outw_98_fu_2433_p3;
wire   [31:0] outw_99_fu_2440_p4;
wire   [31:0] outw_101_fu_2457_p4;
wire   [31:0] outw_102_fu_2466_p3;
wire   [31:0] outw_103_fu_2472_p4;
wire   [31:0] outw_104_fu_2482_p3;
wire   [31:0] outw_105_fu_2489_p4;
wire   [31:0] outw_106_fu_2499_p3;
wire   [31:0] outw_107_fu_2506_p4;
wire   [31:0] outw_108_fu_2516_p3;
wire   [31:0] outw_109_fu_2523_p4;
wire   [31:0] outw_110_fu_2533_p3;
wire   [31:0] outw_111_fu_2540_p4;
wire   [31:0] outw_112_fu_2550_p3;
wire   [31:0] outw_113_fu_2557_p4;
wire   [31:0] outw_114_fu_2567_p3;
wire   [31:0] outw_115_fu_2574_p4;
wire   [31:0] outw_116_fu_2584_p3;
wire   [31:0] outw_117_fu_2591_p4;
wire   [31:0] outw_118_fu_2601_p3;
wire   [31:0] outw_119_fu_2608_p4;
wire   [31:0] outw_121_fu_2625_p4;
wire   [31:0] outw_122_fu_2634_p3;
wire   [31:0] outw_123_fu_2640_p4;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_363;
wire   [1:0] tmp_i_fu_1152_p1;
wire   [1:0] tmp_i_fu_1152_p3;
wire  signed [1:0] tmp_i_fu_1152_p5;
wire  signed [1:0] tmp_i_fu_1152_p7;
wire   [1:0] tmp_i_36_fu_1182_p1;
wire   [1:0] tmp_i_36_fu_1182_p3;
wire  signed [1:0] tmp_i_36_fu_1182_p5;
wire  signed [1:0] tmp_i_36_fu_1182_p7;
wire   [1:0] tmp_1_i_fu_1212_p1;
wire   [1:0] tmp_1_i_fu_1212_p3;
wire  signed [1:0] tmp_1_i_fu_1212_p5;
wire  signed [1:0] tmp_1_i_fu_1212_p7;
wire   [1:0] tmp_2_i_fu_1242_p1;
wire   [1:0] tmp_2_i_fu_1242_p3;
wire  signed [1:0] tmp_2_i_fu_1242_p5;
wire  signed [1:0] tmp_2_i_fu_1242_p7;
wire   [1:0] tmp_3_i_fu_1272_p1;
wire   [1:0] tmp_3_i_fu_1272_p3;
wire  signed [1:0] tmp_3_i_fu_1272_p5;
wire  signed [1:0] tmp_3_i_fu_1272_p7;
wire   [1:0] tmp_4_i_fu_1302_p1;
wire   [1:0] tmp_4_i_fu_1302_p3;
wire  signed [1:0] tmp_4_i_fu_1302_p5;
wire  signed [1:0] tmp_4_i_fu_1302_p7;
wire   [1:0] tmp_5_i_fu_1332_p1;
wire   [1:0] tmp_5_i_fu_1332_p3;
wire  signed [1:0] tmp_5_i_fu_1332_p5;
wire  signed [1:0] tmp_5_i_fu_1332_p7;
wire   [1:0] tmp_6_i_fu_1362_p1;
wire   [1:0] tmp_6_i_fu_1362_p3;
wire  signed [1:0] tmp_6_i_fu_1362_p5;
wire  signed [1:0] tmp_6_i_fu_1362_p7;
wire   [1:0] tmp_7_i_fu_1392_p1;
wire   [1:0] tmp_7_i_fu_1392_p3;
wire  signed [1:0] tmp_7_i_fu_1392_p5;
wire  signed [1:0] tmp_7_i_fu_1392_p7;
wire   [1:0] tmp_8_i_fu_1422_p1;
wire   [1:0] tmp_8_i_fu_1422_p3;
wire  signed [1:0] tmp_8_i_fu_1422_p5;
wire  signed [1:0] tmp_8_i_fu_1422_p7;
wire   [1:0] tmp_9_i_fu_1452_p1;
wire   [1:0] tmp_9_i_fu_1452_p3;
wire  signed [1:0] tmp_9_i_fu_1452_p5;
wire  signed [1:0] tmp_9_i_fu_1452_p7;
wire   [1:0] tmp_10_i_fu_1482_p1;
wire   [1:0] tmp_10_i_fu_1482_p3;
wire  signed [1:0] tmp_10_i_fu_1482_p5;
wire  signed [1:0] tmp_10_i_fu_1482_p7;
wire   [1:0] tmp_11_i_fu_1512_p1;
wire   [1:0] tmp_11_i_fu_1512_p3;
wire  signed [1:0] tmp_11_i_fu_1512_p5;
wire  signed [1:0] tmp_11_i_fu_1512_p7;
wire   [1:0] tmp_12_i_fu_1542_p1;
wire   [1:0] tmp_12_i_fu_1542_p3;
wire  signed [1:0] tmp_12_i_fu_1542_p5;
wire  signed [1:0] tmp_12_i_fu_1542_p7;
wire   [1:0] tmp_13_i_fu_1572_p1;
wire   [1:0] tmp_13_i_fu_1572_p3;
wire  signed [1:0] tmp_13_i_fu_1572_p5;
wire  signed [1:0] tmp_13_i_fu_1572_p7;
wire   [1:0] tmp_14_i_fu_1602_p1;
wire   [1:0] tmp_14_i_fu_1602_p3;
wire  signed [1:0] tmp_14_i_fu_1602_p5;
wire  signed [1:0] tmp_14_i_fu_1602_p7;
wire   [1:0] tmp_15_i_fu_1632_p1;
wire   [1:0] tmp_15_i_fu_1632_p3;
wire  signed [1:0] tmp_15_i_fu_1632_p5;
wire  signed [1:0] tmp_15_i_fu_1632_p7;
wire   [1:0] tmp_16_i_fu_1662_p1;
wire   [1:0] tmp_16_i_fu_1662_p3;
wire  signed [1:0] tmp_16_i_fu_1662_p5;
wire  signed [1:0] tmp_16_i_fu_1662_p7;
wire   [1:0] tmp_17_i_fu_1692_p1;
wire   [1:0] tmp_17_i_fu_1692_p3;
wire  signed [1:0] tmp_17_i_fu_1692_p5;
wire  signed [1:0] tmp_17_i_fu_1692_p7;
wire   [1:0] tmp_18_i_fu_1722_p1;
wire   [1:0] tmp_18_i_fu_1722_p3;
wire  signed [1:0] tmp_18_i_fu_1722_p5;
wire  signed [1:0] tmp_18_i_fu_1722_p7;
wire   [1:0] tmp_19_i_fu_1752_p1;
wire   [1:0] tmp_19_i_fu_1752_p3;
wire  signed [1:0] tmp_19_i_fu_1752_p5;
wire  signed [1:0] tmp_19_i_fu_1752_p7;
wire   [1:0] tmp_20_i_fu_1782_p1;
wire   [1:0] tmp_20_i_fu_1782_p3;
wire  signed [1:0] tmp_20_i_fu_1782_p5;
wire  signed [1:0] tmp_20_i_fu_1782_p7;
wire   [1:0] tmp_21_i_fu_1812_p1;
wire   [1:0] tmp_21_i_fu_1812_p3;
wire  signed [1:0] tmp_21_i_fu_1812_p5;
wire  signed [1:0] tmp_21_i_fu_1812_p7;
wire   [1:0] tmp_22_i_fu_1842_p1;
wire   [1:0] tmp_22_i_fu_1842_p3;
wire  signed [1:0] tmp_22_i_fu_1842_p5;
wire  signed [1:0] tmp_22_i_fu_1842_p7;
wire   [1:0] tmp_23_i_fu_1872_p1;
wire   [1:0] tmp_23_i_fu_1872_p3;
wire  signed [1:0] tmp_23_i_fu_1872_p5;
wire  signed [1:0] tmp_23_i_fu_1872_p7;
wire   [1:0] tmp_24_i_fu_1902_p1;
wire   [1:0] tmp_24_i_fu_1902_p3;
wire  signed [1:0] tmp_24_i_fu_1902_p5;
wire  signed [1:0] tmp_24_i_fu_1902_p7;
wire   [1:0] tmp_25_i_fu_1932_p1;
wire   [1:0] tmp_25_i_fu_1932_p3;
wire  signed [1:0] tmp_25_i_fu_1932_p5;
wire  signed [1:0] tmp_25_i_fu_1932_p7;
wire   [1:0] tmp_26_i_fu_1962_p1;
wire   [1:0] tmp_26_i_fu_1962_p3;
wire  signed [1:0] tmp_26_i_fu_1962_p5;
wire  signed [1:0] tmp_26_i_fu_1962_p7;
wire   [1:0] tmp_27_i_fu_1992_p1;
wire   [1:0] tmp_27_i_fu_1992_p3;
wire  signed [1:0] tmp_27_i_fu_1992_p5;
wire  signed [1:0] tmp_27_i_fu_1992_p7;
wire   [1:0] tmp_28_i_fu_2022_p1;
wire   [1:0] tmp_28_i_fu_2022_p3;
wire  signed [1:0] tmp_28_i_fu_2022_p5;
wire  signed [1:0] tmp_28_i_fu_2022_p7;
wire   [1:0] tmp_29_i_fu_2052_p1;
wire   [1:0] tmp_29_i_fu_2052_p3;
wire  signed [1:0] tmp_29_i_fu_2052_p5;
wire  signed [1:0] tmp_29_i_fu_2052_p7;
wire   [1:0] tmp_30_i_fu_2082_p1;
wire   [1:0] tmp_30_i_fu_2082_p3;
wire  signed [1:0] tmp_30_i_fu_2082_p5;
wire  signed [1:0] tmp_30_i_fu_2082_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 w1_fu_356 = 2'd0;
#0 output_4_fu_360 = 32'd0;
#0 output_3_fu_364 = 32'd0;
#0 output_2_fu_368 = 32'd0;
#0 output_fu_372 = 32'd0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U55(
    .din0(p_read),
    .din1(p_read32),
    .din2(p_read64),
    .din3(p_read96),
    .def(tmp_i_fu_1152_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_i_fu_1152_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U56(
    .din0(p_read1),
    .din1(p_read33),
    .din2(p_read65),
    .din3(p_read97),
    .def(tmp_i_36_fu_1182_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_i_36_fu_1182_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U57(
    .din0(p_read2),
    .din1(p_read34),
    .din2(p_read66),
    .din3(p_read98),
    .def(tmp_1_i_fu_1212_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_1_i_fu_1212_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U58(
    .din0(p_read3),
    .din1(p_read35),
    .din2(p_read67),
    .din3(p_read99),
    .def(tmp_2_i_fu_1242_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_2_i_fu_1242_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U59(
    .din0(p_read4),
    .din1(p_read36),
    .din2(p_read68),
    .din3(p_read100),
    .def(tmp_3_i_fu_1272_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_3_i_fu_1272_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U60(
    .din0(p_read5),
    .din1(p_read37),
    .din2(p_read69),
    .din3(p_read101),
    .def(tmp_4_i_fu_1302_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_4_i_fu_1302_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U61(
    .din0(p_read6),
    .din1(p_read38),
    .din2(p_read70),
    .din3(p_read102),
    .def(tmp_5_i_fu_1332_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_5_i_fu_1332_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U62(
    .din0(p_read7),
    .din1(p_read39),
    .din2(p_read71),
    .din3(p_read103),
    .def(tmp_6_i_fu_1362_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_6_i_fu_1362_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U63(
    .din0(p_read8),
    .din1(p_read40),
    .din2(p_read72),
    .din3(p_read104),
    .def(tmp_7_i_fu_1392_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_7_i_fu_1392_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U64(
    .din0(p_read9),
    .din1(p_read41),
    .din2(p_read73),
    .din3(p_read105),
    .def(tmp_8_i_fu_1422_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_8_i_fu_1422_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U65(
    .din0(p_read10),
    .din1(p_read42),
    .din2(p_read74),
    .din3(p_read106),
    .def(tmp_9_i_fu_1452_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_9_i_fu_1452_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U66(
    .din0(p_read11),
    .din1(p_read43),
    .din2(p_read75),
    .din3(p_read107),
    .def(tmp_10_i_fu_1482_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_10_i_fu_1482_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U67(
    .din0(p_read12),
    .din1(p_read44),
    .din2(p_read76),
    .din3(p_read108),
    .def(tmp_11_i_fu_1512_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_11_i_fu_1512_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U68(
    .din0(p_read13),
    .din1(p_read45),
    .din2(p_read77),
    .din3(p_read109),
    .def(tmp_12_i_fu_1542_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_12_i_fu_1542_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U69(
    .din0(p_read14),
    .din1(p_read46),
    .din2(p_read78),
    .din3(p_read110),
    .def(tmp_13_i_fu_1572_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_13_i_fu_1572_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U70(
    .din0(p_read15),
    .din1(p_read47),
    .din2(p_read79),
    .din3(p_read111),
    .def(tmp_14_i_fu_1602_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_14_i_fu_1602_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U71(
    .din0(p_read16),
    .din1(p_read48),
    .din2(p_read80),
    .din3(p_read112),
    .def(tmp_15_i_fu_1632_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_15_i_fu_1632_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U72(
    .din0(p_read17),
    .din1(p_read49),
    .din2(p_read81),
    .din3(p_read113),
    .def(tmp_16_i_fu_1662_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_16_i_fu_1662_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U73(
    .din0(p_read18),
    .din1(p_read50),
    .din2(p_read82),
    .din3(p_read114),
    .def(tmp_17_i_fu_1692_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_17_i_fu_1692_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U74(
    .din0(p_read19),
    .din1(p_read51),
    .din2(p_read83),
    .din3(p_read115),
    .def(tmp_18_i_fu_1722_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_18_i_fu_1722_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U75(
    .din0(p_read20),
    .din1(p_read52),
    .din2(p_read84),
    .din3(p_read116),
    .def(tmp_19_i_fu_1752_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_19_i_fu_1752_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U76(
    .din0(p_read21),
    .din1(p_read53),
    .din2(p_read85),
    .din3(p_read117),
    .def(tmp_20_i_fu_1782_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_20_i_fu_1782_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U77(
    .din0(p_read22),
    .din1(p_read54),
    .din2(p_read86),
    .din3(p_read118),
    .def(tmp_21_i_fu_1812_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_21_i_fu_1812_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U78(
    .din0(p_read23),
    .din1(p_read55),
    .din2(p_read87),
    .din3(p_read119),
    .def(tmp_22_i_fu_1842_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_22_i_fu_1842_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U79(
    .din0(p_read24),
    .din1(p_read56),
    .din2(p_read88),
    .din3(p_read120),
    .def(tmp_23_i_fu_1872_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_23_i_fu_1872_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U80(
    .din0(p_read25),
    .din1(p_read57),
    .din2(p_read89),
    .din3(p_read121),
    .def(tmp_24_i_fu_1902_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_24_i_fu_1902_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U81(
    .din0(p_read26),
    .din1(p_read58),
    .din2(p_read90),
    .din3(p_read122),
    .def(tmp_25_i_fu_1932_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_25_i_fu_1932_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U82(
    .din0(p_read27),
    .din1(p_read59),
    .din2(p_read91),
    .din3(p_read123),
    .def(tmp_26_i_fu_1962_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_26_i_fu_1962_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U83(
    .din0(p_read28),
    .din1(p_read60),
    .din2(p_read92),
    .din3(p_read124),
    .def(tmp_27_i_fu_1992_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_27_i_fu_1992_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U84(
    .din0(p_read29),
    .din1(p_read61),
    .din2(p_read93),
    .din3(p_read125),
    .def(tmp_28_i_fu_2022_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_28_i_fu_2022_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U85(
    .din0(p_read30),
    .din1(p_read62),
    .din2(p_read94),
    .din3(p_read126),
    .def(tmp_29_i_fu_2052_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_29_i_fu_2052_p11)
);

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_9_2_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_9_2_13_1_1_U86(
    .din0(p_read31),
    .din1(p_read63),
    .din2(p_read95),
    .din3(p_read127),
    .def(tmp_30_i_fu_2082_p9),
    .sel(ap_sig_allocacmp_w1_load),
    .dout(tmp_30_i_fu_2082_p11)
);

bnn_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_return_0_preg <= output_fu_372;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_return_1_preg <= output_2_fu_368;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_return_2_preg <= output_3_fu_364;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_return_3_preg <= ap_sig_allocacmp_output_4_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        w1_fu_356 <= w_fu_2112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln79_32_reg_2753 <= icmp_ln79_32_fu_1206_p2;
        icmp_ln79_33_reg_2758 <= icmp_ln79_33_fu_1236_p2;
        icmp_ln79_34_reg_2763 <= icmp_ln79_34_fu_1266_p2;
        icmp_ln79_35_reg_2768 <= icmp_ln79_35_fu_1296_p2;
        icmp_ln79_36_reg_2773 <= icmp_ln79_36_fu_1326_p2;
        icmp_ln79_37_reg_2778 <= icmp_ln79_37_fu_1356_p2;
        icmp_ln79_38_reg_2783 <= icmp_ln79_38_fu_1386_p2;
        icmp_ln79_39_reg_2788 <= icmp_ln79_39_fu_1416_p2;
        icmp_ln79_40_reg_2793 <= icmp_ln79_40_fu_1446_p2;
        icmp_ln79_41_reg_2798 <= icmp_ln79_41_fu_1476_p2;
        icmp_ln79_41_reg_2798_pp0_iter1_reg <= icmp_ln79_41_reg_2798;
        icmp_ln79_42_reg_2803 <= icmp_ln79_42_fu_1506_p2;
        icmp_ln79_42_reg_2803_pp0_iter1_reg <= icmp_ln79_42_reg_2803;
        icmp_ln79_43_reg_2808 <= icmp_ln79_43_fu_1536_p2;
        icmp_ln79_43_reg_2808_pp0_iter1_reg <= icmp_ln79_43_reg_2808;
        icmp_ln79_44_reg_2813 <= icmp_ln79_44_fu_1566_p2;
        icmp_ln79_44_reg_2813_pp0_iter1_reg <= icmp_ln79_44_reg_2813;
        icmp_ln79_45_reg_2818 <= icmp_ln79_45_fu_1596_p2;
        icmp_ln79_45_reg_2818_pp0_iter1_reg <= icmp_ln79_45_reg_2818;
        icmp_ln79_46_reg_2823 <= icmp_ln79_46_fu_1626_p2;
        icmp_ln79_46_reg_2823_pp0_iter1_reg <= icmp_ln79_46_reg_2823;
        icmp_ln79_47_reg_2828 <= icmp_ln79_47_fu_1656_p2;
        icmp_ln79_47_reg_2828_pp0_iter1_reg <= icmp_ln79_47_reg_2828;
        icmp_ln79_48_reg_2833 <= icmp_ln79_48_fu_1686_p2;
        icmp_ln79_48_reg_2833_pp0_iter1_reg <= icmp_ln79_48_reg_2833;
        icmp_ln79_49_reg_2838 <= icmp_ln79_49_fu_1716_p2;
        icmp_ln79_49_reg_2838_pp0_iter1_reg <= icmp_ln79_49_reg_2838;
        icmp_ln79_50_reg_2843 <= icmp_ln79_50_fu_1746_p2;
        icmp_ln79_50_reg_2843_pp0_iter1_reg <= icmp_ln79_50_reg_2843;
        icmp_ln79_51_reg_2848 <= icmp_ln79_51_fu_1776_p2;
        icmp_ln79_51_reg_2848_pp0_iter1_reg <= icmp_ln79_51_reg_2848;
        icmp_ln79_52_reg_2853 <= icmp_ln79_52_fu_1806_p2;
        icmp_ln79_52_reg_2853_pp0_iter1_reg <= icmp_ln79_52_reg_2853;
        icmp_ln79_53_reg_2858 <= icmp_ln79_53_fu_1836_p2;
        icmp_ln79_53_reg_2858_pp0_iter1_reg <= icmp_ln79_53_reg_2858;
        icmp_ln79_54_reg_2863 <= icmp_ln79_54_fu_1866_p2;
        icmp_ln79_54_reg_2863_pp0_iter1_reg <= icmp_ln79_54_reg_2863;
        icmp_ln79_55_reg_2868 <= icmp_ln79_55_fu_1896_p2;
        icmp_ln79_55_reg_2868_pp0_iter1_reg <= icmp_ln79_55_reg_2868;
        icmp_ln79_56_reg_2873 <= icmp_ln79_56_fu_1926_p2;
        icmp_ln79_56_reg_2873_pp0_iter1_reg <= icmp_ln79_56_reg_2873;
        icmp_ln79_57_reg_2878 <= icmp_ln79_57_fu_1956_p2;
        icmp_ln79_57_reg_2878_pp0_iter1_reg <= icmp_ln79_57_reg_2878;
        icmp_ln79_58_reg_2883 <= icmp_ln79_58_fu_1986_p2;
        icmp_ln79_58_reg_2883_pp0_iter1_reg <= icmp_ln79_58_reg_2883;
        icmp_ln79_59_reg_2888 <= icmp_ln79_59_fu_2016_p2;
        icmp_ln79_59_reg_2888_pp0_iter1_reg <= icmp_ln79_59_reg_2888;
        icmp_ln79_60_reg_2893 <= icmp_ln79_60_fu_2046_p2;
        icmp_ln79_60_reg_2893_pp0_iter1_reg <= icmp_ln79_60_reg_2893;
        icmp_ln79_61_reg_2898 <= icmp_ln79_61_fu_2076_p2;
        icmp_ln79_61_reg_2898_pp0_iter1_reg <= icmp_ln79_61_reg_2898;
        icmp_ln79_62_reg_2903 <= icmp_ln79_62_fu_2106_p2;
        icmp_ln79_62_reg_2903_pp0_iter1_reg <= icmp_ln79_62_reg_2903;
        icmp_ln79_reg_2748 <= icmp_ln79_fu_1176_p2;
        outw_80_reg_2912 <= outw_80_fu_2282_p3;
        w1_load_reg_2744 <= ap_sig_allocacmp_w1_load;
        w1_load_reg_2744_pp0_iter1_reg <= w1_load_reg_2744;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln79_51_reg_2848_pp0_iter2_reg <= icmp_ln79_51_reg_2848_pp0_iter1_reg;
        icmp_ln79_52_reg_2853_pp0_iter2_reg <= icmp_ln79_52_reg_2853_pp0_iter1_reg;
        icmp_ln79_53_reg_2858_pp0_iter2_reg <= icmp_ln79_53_reg_2858_pp0_iter1_reg;
        icmp_ln79_54_reg_2863_pp0_iter2_reg <= icmp_ln79_54_reg_2863_pp0_iter1_reg;
        icmp_ln79_55_reg_2868_pp0_iter2_reg <= icmp_ln79_55_reg_2868_pp0_iter1_reg;
        icmp_ln79_56_reg_2873_pp0_iter2_reg <= icmp_ln79_56_reg_2873_pp0_iter1_reg;
        icmp_ln79_57_reg_2878_pp0_iter2_reg <= icmp_ln79_57_reg_2878_pp0_iter1_reg;
        icmp_ln79_58_reg_2883_pp0_iter2_reg <= icmp_ln79_58_reg_2883_pp0_iter1_reg;
        icmp_ln79_59_reg_2888_pp0_iter2_reg <= icmp_ln79_59_reg_2888_pp0_iter1_reg;
        icmp_ln79_60_reg_2893_pp0_iter2_reg <= icmp_ln79_60_reg_2893_pp0_iter1_reg;
        icmp_ln79_61_reg_2898_pp0_iter2_reg <= icmp_ln79_61_reg_2898_pp0_iter1_reg;
        icmp_ln79_61_reg_2898_pp0_iter3_reg <= icmp_ln79_61_reg_2898_pp0_iter2_reg;
        icmp_ln79_62_reg_2903_pp0_iter2_reg <= icmp_ln79_62_reg_2903_pp0_iter1_reg;
        icmp_ln79_62_reg_2903_pp0_iter3_reg <= icmp_ln79_62_reg_2903_pp0_iter2_reg;
        outw_100_reg_2918 <= outw_100_fu_2450_p3;
        outw_120_reg_2924 <= outw_120_fu_2618_p3;
        w1_load_reg_2744_pp0_iter2_reg <= w1_load_reg_2744_pp0_iter1_reg;
        w1_load_reg_2744_pp0_iter3_reg <= w1_load_reg_2744_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (w1_load_reg_2744_pp0_iter3_reg == 2'd1))) begin
        output_2_fu_368 <= outw_124_fu_2650_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (w1_load_reg_2744_pp0_iter3_reg == 2'd2))) begin
        output_3_fu_364 <= outw_124_fu_2650_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (w1_load_reg_2744_pp0_iter3_reg == 2'd3))) begin
        output_4_fu_360 <= outw_124_fu_2650_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (w1_load_reg_2744_pp0_iter3_reg == 2'd0))) begin
        output_fu_372 <= outw_124_fu_2650_p3;
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_2118_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_0 = output_fu_372;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_1 = output_2_fu_368;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_2 = output_3_fu_364;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_3 = ap_sig_allocacmp_output_4_load;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (w1_load_reg_2744_pp0_iter3_reg == 2'd3))) begin
        ap_sig_allocacmp_output_4_load = outw_124_fu_2650_p3;
    end else begin
        ap_sig_allocacmp_output_4_load = output_4_fu_360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_w1_load = 2'd0;
    end else begin
        ap_sig_allocacmp_w1_load = w1_fu_356;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_363 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln71_fu_2118_p2 = ((ap_sig_allocacmp_w1_load == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln79_32_fu_1206_p2 = (($signed(tmp_i_36_fu_1182_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_33_fu_1236_p2 = (($signed(tmp_1_i_fu_1212_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_34_fu_1266_p2 = (($signed(tmp_2_i_fu_1242_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_35_fu_1296_p2 = (($signed(tmp_3_i_fu_1272_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_36_fu_1326_p2 = (($signed(tmp_4_i_fu_1302_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_37_fu_1356_p2 = (($signed(tmp_5_i_fu_1332_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_38_fu_1386_p2 = (($signed(tmp_6_i_fu_1362_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_39_fu_1416_p2 = (($signed(tmp_7_i_fu_1392_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_40_fu_1446_p2 = (($signed(tmp_8_i_fu_1422_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_41_fu_1476_p2 = (($signed(tmp_9_i_fu_1452_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_42_fu_1506_p2 = (($signed(tmp_10_i_fu_1482_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_43_fu_1536_p2 = (($signed(tmp_11_i_fu_1512_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_44_fu_1566_p2 = (($signed(tmp_12_i_fu_1542_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_45_fu_1596_p2 = (($signed(tmp_13_i_fu_1572_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_46_fu_1626_p2 = (($signed(tmp_14_i_fu_1602_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_47_fu_1656_p2 = (($signed(tmp_15_i_fu_1632_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_48_fu_1686_p2 = (($signed(tmp_16_i_fu_1662_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_49_fu_1716_p2 = (($signed(tmp_17_i_fu_1692_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_50_fu_1746_p2 = (($signed(tmp_18_i_fu_1722_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_51_fu_1776_p2 = (($signed(tmp_19_i_fu_1752_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_52_fu_1806_p2 = (($signed(tmp_20_i_fu_1782_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_53_fu_1836_p2 = (($signed(tmp_21_i_fu_1812_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_54_fu_1866_p2 = (($signed(tmp_22_i_fu_1842_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_55_fu_1896_p2 = (($signed(tmp_23_i_fu_1872_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_56_fu_1926_p2 = (($signed(tmp_24_i_fu_1902_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_57_fu_1956_p2 = (($signed(tmp_25_i_fu_1932_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_58_fu_1986_p2 = (($signed(tmp_26_i_fu_1962_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_59_fu_2016_p2 = (($signed(tmp_27_i_fu_1992_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_60_fu_2046_p2 = (($signed(tmp_28_i_fu_2022_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_61_fu_2076_p2 = (($signed(tmp_29_i_fu_2052_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_62_fu_2106_p2 = (($signed(tmp_30_i_fu_2082_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1176_p2 = (($signed(tmp_i_fu_1152_p11) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign outw_100_fu_2450_p3 = ((icmp_ln79_50_reg_2843_pp0_iter1_reg[0:0] == 1'b1) ? outw_99_fu_2440_p4 : outw_98_fu_2433_p3);

assign outw_101_fu_2457_p4 = {outw_100_reg_2918[32 - 1:12], |(1'd1), outw_100_reg_2918[10:0]};

assign outw_102_fu_2466_p3 = ((icmp_ln79_51_reg_2848_pp0_iter2_reg[0:0] == 1'b1) ? outw_101_fu_2457_p4 : outw_100_reg_2918);

assign outw_103_fu_2472_p4 = {outw_102_fu_2466_p3[32 - 1:11], |(1'd1), outw_102_fu_2466_p3[9:0]};

assign outw_104_fu_2482_p3 = ((icmp_ln79_52_reg_2853_pp0_iter2_reg[0:0] == 1'b1) ? outw_103_fu_2472_p4 : outw_102_fu_2466_p3);

assign outw_105_fu_2489_p4 = {outw_104_fu_2482_p3[32 - 1:10], |(1'd1), outw_104_fu_2482_p3[8:0]};

assign outw_106_fu_2499_p3 = ((icmp_ln79_53_reg_2858_pp0_iter2_reg[0:0] == 1'b1) ? outw_105_fu_2489_p4 : outw_104_fu_2482_p3);

assign outw_107_fu_2506_p4 = {outw_106_fu_2499_p3[32 - 1:9], |(1'd1), outw_106_fu_2499_p3[7:0]};

assign outw_108_fu_2516_p3 = ((icmp_ln79_54_reg_2863_pp0_iter2_reg[0:0] == 1'b1) ? outw_107_fu_2506_p4 : outw_106_fu_2499_p3);

assign outw_109_fu_2523_p4 = {outw_108_fu_2516_p3[32 - 1:8], |(1'd1), outw_108_fu_2516_p3[6:0]};

assign outw_110_fu_2533_p3 = ((icmp_ln79_55_reg_2868_pp0_iter2_reg[0:0] == 1'b1) ? outw_109_fu_2523_p4 : outw_108_fu_2516_p3);

assign outw_111_fu_2540_p4 = {outw_110_fu_2533_p3[32 - 1:7], |(1'd1), outw_110_fu_2533_p3[5:0]};

assign outw_112_fu_2550_p3 = ((icmp_ln79_56_reg_2873_pp0_iter2_reg[0:0] == 1'b1) ? outw_111_fu_2540_p4 : outw_110_fu_2533_p3);

assign outw_113_fu_2557_p4 = {outw_112_fu_2550_p3[32 - 1:6], |(1'd1), outw_112_fu_2550_p3[4:0]};

assign outw_114_fu_2567_p3 = ((icmp_ln79_57_reg_2878_pp0_iter2_reg[0:0] == 1'b1) ? outw_113_fu_2557_p4 : outw_112_fu_2550_p3);

assign outw_115_fu_2574_p4 = {outw_114_fu_2567_p3[32 - 1:5], |(1'd1), outw_114_fu_2567_p3[3:0]};

assign outw_116_fu_2584_p3 = ((icmp_ln79_58_reg_2883_pp0_iter2_reg[0:0] == 1'b1) ? outw_115_fu_2574_p4 : outw_114_fu_2567_p3);

assign outw_117_fu_2591_p4 = {outw_116_fu_2584_p3[32 - 1:4], |(1'd1), outw_116_fu_2584_p3[2:0]};

assign outw_118_fu_2601_p3 = ((icmp_ln79_59_reg_2888_pp0_iter2_reg[0:0] == 1'b1) ? outw_117_fu_2591_p4 : outw_116_fu_2584_p3);

assign outw_119_fu_2608_p4 = {outw_118_fu_2601_p3[32 - 1:3], |(1'd1), outw_118_fu_2601_p3[1:0]};

assign outw_120_fu_2618_p3 = ((icmp_ln79_60_reg_2893_pp0_iter2_reg[0:0] == 1'b1) ? outw_119_fu_2608_p4 : outw_118_fu_2601_p3);

assign outw_121_fu_2625_p4 = {outw_120_reg_2924[32 - 1:2], |(1'd1), outw_120_reg_2924[0:0]};

assign outw_122_fu_2634_p3 = ((icmp_ln79_61_reg_2898_pp0_iter3_reg[0:0] == 1'b1) ? outw_121_fu_2625_p4 : outw_120_reg_2924);

assign outw_123_fu_2640_p4 = {outw_122_fu_2634_p3[32-1:1], |(1'd1)};

assign outw_124_fu_2650_p3 = ((icmp_ln79_62_reg_2903_pp0_iter3_reg[0:0] == 1'b1) ? outw_123_fu_2640_p4 : outw_122_fu_2634_p3);

assign outw_63_fu_2136_p4 = {outw_fu_2129_p3[32 - 1:31], |(1'd1), outw_fu_2129_p3[29:0]};

assign outw_64_fu_2146_p3 = ((icmp_ln79_32_reg_2753[0:0] == 1'b1) ? outw_63_fu_2136_p4 : outw_fu_2129_p3);

assign outw_65_fu_2153_p4 = {outw_64_fu_2146_p3[32 - 1:30], |(1'd1), outw_64_fu_2146_p3[28:0]};

assign outw_66_fu_2163_p3 = ((icmp_ln79_33_reg_2758[0:0] == 1'b1) ? outw_65_fu_2153_p4 : outw_64_fu_2146_p3);

assign outw_67_fu_2170_p4 = {outw_66_fu_2163_p3[32 - 1:29], |(1'd1), outw_66_fu_2163_p3[27:0]};

assign outw_68_fu_2180_p3 = ((icmp_ln79_34_reg_2763[0:0] == 1'b1) ? outw_67_fu_2170_p4 : outw_66_fu_2163_p3);

assign outw_69_fu_2187_p4 = {outw_68_fu_2180_p3[32 - 1:28], |(1'd1), outw_68_fu_2180_p3[26:0]};

assign outw_70_fu_2197_p3 = ((icmp_ln79_35_reg_2768[0:0] == 1'b1) ? outw_69_fu_2187_p4 : outw_68_fu_2180_p3);

assign outw_71_fu_2204_p4 = {outw_70_fu_2197_p3[32 - 1:27], |(1'd1), outw_70_fu_2197_p3[25:0]};

assign outw_72_fu_2214_p3 = ((icmp_ln79_36_reg_2773[0:0] == 1'b1) ? outw_71_fu_2204_p4 : outw_70_fu_2197_p3);

assign outw_73_fu_2221_p4 = {outw_72_fu_2214_p3[32 - 1:26], |(1'd1), outw_72_fu_2214_p3[24:0]};

assign outw_74_fu_2231_p3 = ((icmp_ln79_37_reg_2778[0:0] == 1'b1) ? outw_73_fu_2221_p4 : outw_72_fu_2214_p3);

assign outw_75_fu_2238_p4 = {outw_74_fu_2231_p3[32 - 1:25], |(1'd1), outw_74_fu_2231_p3[23:0]};

assign outw_76_fu_2248_p3 = ((icmp_ln79_38_reg_2783[0:0] == 1'b1) ? outw_75_fu_2238_p4 : outw_74_fu_2231_p3);

assign outw_77_fu_2255_p4 = {outw_76_fu_2248_p3[32 - 1:24], |(1'd1), outw_76_fu_2248_p3[22:0]};

assign outw_78_fu_2265_p3 = ((icmp_ln79_39_reg_2788[0:0] == 1'b1) ? outw_77_fu_2255_p4 : outw_76_fu_2248_p3);

assign outw_79_fu_2272_p4 = {outw_78_fu_2265_p3[32 - 1:23], |(1'd1), outw_78_fu_2265_p3[21:0]};

assign outw_80_fu_2282_p3 = ((icmp_ln79_40_reg_2793[0:0] == 1'b1) ? outw_79_fu_2272_p4 : outw_78_fu_2265_p3);

assign outw_81_fu_2289_p4 = {outw_80_reg_2912[32 - 1:22], |(1'd1), outw_80_reg_2912[20:0]};

assign outw_82_fu_2298_p3 = ((icmp_ln79_41_reg_2798_pp0_iter1_reg[0:0] == 1'b1) ? outw_81_fu_2289_p4 : outw_80_reg_2912);

assign outw_83_fu_2304_p4 = {outw_82_fu_2298_p3[32 - 1:21], |(1'd1), outw_82_fu_2298_p3[19:0]};

assign outw_84_fu_2314_p3 = ((icmp_ln79_42_reg_2803_pp0_iter1_reg[0:0] == 1'b1) ? outw_83_fu_2304_p4 : outw_82_fu_2298_p3);

assign outw_85_fu_2321_p4 = {outw_84_fu_2314_p3[32 - 1:20], |(1'd1), outw_84_fu_2314_p3[18:0]};

assign outw_86_fu_2331_p3 = ((icmp_ln79_43_reg_2808_pp0_iter1_reg[0:0] == 1'b1) ? outw_85_fu_2321_p4 : outw_84_fu_2314_p3);

assign outw_87_fu_2338_p4 = {outw_86_fu_2331_p3[32 - 1:19], |(1'd1), outw_86_fu_2331_p3[17:0]};

assign outw_88_fu_2348_p3 = ((icmp_ln79_44_reg_2813_pp0_iter1_reg[0:0] == 1'b1) ? outw_87_fu_2338_p4 : outw_86_fu_2331_p3);

assign outw_89_fu_2355_p4 = {outw_88_fu_2348_p3[32 - 1:18], |(1'd1), outw_88_fu_2348_p3[16:0]};

assign outw_90_fu_2365_p3 = ((icmp_ln79_45_reg_2818_pp0_iter1_reg[0:0] == 1'b1) ? outw_89_fu_2355_p4 : outw_88_fu_2348_p3);

assign outw_91_fu_2372_p4 = {outw_90_fu_2365_p3[32 - 1:17], |(1'd1), outw_90_fu_2365_p3[15:0]};

assign outw_92_fu_2382_p3 = ((icmp_ln79_46_reg_2823_pp0_iter1_reg[0:0] == 1'b1) ? outw_91_fu_2372_p4 : outw_90_fu_2365_p3);

assign outw_93_fu_2389_p4 = {outw_92_fu_2382_p3[32 - 1:16], |(1'd1), outw_92_fu_2382_p3[14:0]};

assign outw_94_fu_2399_p3 = ((icmp_ln79_47_reg_2828_pp0_iter1_reg[0:0] == 1'b1) ? outw_93_fu_2389_p4 : outw_92_fu_2382_p3);

assign outw_95_fu_2406_p4 = {outw_94_fu_2399_p3[32 - 1:15], |(1'd1), outw_94_fu_2399_p3[13:0]};

assign outw_96_fu_2416_p3 = ((icmp_ln79_48_reg_2833_pp0_iter1_reg[0:0] == 1'b1) ? outw_95_fu_2406_p4 : outw_94_fu_2399_p3);

assign outw_97_fu_2423_p4 = {outw_96_fu_2416_p3[32 - 1:14], |(1'd1), outw_96_fu_2416_p3[12:0]};

assign outw_98_fu_2433_p3 = ((icmp_ln79_49_reg_2838_pp0_iter1_reg[0:0] == 1'b1) ? outw_97_fu_2423_p4 : outw_96_fu_2416_p3);

assign outw_99_fu_2440_p4 = {outw_98_fu_2433_p3[32 - 1:13], |(1'd1), outw_98_fu_2433_p3[11:0]};

assign outw_fu_2129_p3 = ((icmp_ln79_reg_2748[0:0] == 1'b1) ? 32'd2147483648 : 32'd0);

assign tmp_10_i_fu_1482_p9 = 'bx;

assign tmp_11_i_fu_1512_p9 = 'bx;

assign tmp_12_i_fu_1542_p9 = 'bx;

assign tmp_13_i_fu_1572_p9 = 'bx;

assign tmp_14_i_fu_1602_p9 = 'bx;

assign tmp_15_i_fu_1632_p9 = 'bx;

assign tmp_16_i_fu_1662_p9 = 'bx;

assign tmp_17_i_fu_1692_p9 = 'bx;

assign tmp_18_i_fu_1722_p9 = 'bx;

assign tmp_19_i_fu_1752_p9 = 'bx;

assign tmp_1_i_fu_1212_p9 = 'bx;

assign tmp_20_i_fu_1782_p9 = 'bx;

assign tmp_21_i_fu_1812_p9 = 'bx;

assign tmp_22_i_fu_1842_p9 = 'bx;

assign tmp_23_i_fu_1872_p9 = 'bx;

assign tmp_24_i_fu_1902_p9 = 'bx;

assign tmp_25_i_fu_1932_p9 = 'bx;

assign tmp_26_i_fu_1962_p9 = 'bx;

assign tmp_27_i_fu_1992_p9 = 'bx;

assign tmp_28_i_fu_2022_p9 = 'bx;

assign tmp_29_i_fu_2052_p9 = 'bx;

assign tmp_2_i_fu_1242_p9 = 'bx;

assign tmp_30_i_fu_2082_p9 = 'bx;

assign tmp_3_i_fu_1272_p9 = 'bx;

assign tmp_4_i_fu_1302_p9 = 'bx;

assign tmp_5_i_fu_1332_p9 = 'bx;

assign tmp_6_i_fu_1362_p9 = 'bx;

assign tmp_7_i_fu_1392_p9 = 'bx;

assign tmp_8_i_fu_1422_p9 = 'bx;

assign tmp_9_i_fu_1452_p9 = 'bx;

assign tmp_i_36_fu_1182_p9 = 'bx;

assign tmp_i_fu_1152_p9 = 'bx;

assign w_fu_2112_p2 = (ap_sig_allocacmp_w1_load + 2'd1);

endmodule //bnn_sign_and_quantize
