
STM32_DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c930  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800cac0  0800cac0  0001cac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce74  0800ce74  00020754  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce74  0800ce74  0001ce74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce7c  0800ce7c  00020754  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce7c  0800ce7c  0001ce7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce80  0800ce80  0001ce80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000754  20000000  0800ce84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ca4  20000754  0800d5d8  00020754  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200093f8  0800d5d8  000293f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020754  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a31  00000000  00000000  00020784  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003780  00000000  00000000  000371b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ea8  00000000  00000000  0003a938  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d00  00000000  00000000  0003b7e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002424a  00000000  00000000  0003c4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010531  00000000  00000000  0006072a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6da5  00000000  00000000  00070c5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000fa  00000000  00000000  00137a00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004588  00000000  00000000  00137afc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000754 	.word	0x20000754
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800caa8 	.word	0x0800caa8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000758 	.word	0x20000758
 80001cc:	0800caa8 	.word	0x0800caa8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2f>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000620:	bf24      	itt	cs
 8000622:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000626:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800062a:	d90d      	bls.n	8000648 <__aeabi_d2f+0x30>
 800062c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000630:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000634:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000638:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800063c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000640:	bf08      	it	eq
 8000642:	f020 0001 	biceq.w	r0, r0, #1
 8000646:	4770      	bx	lr
 8000648:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800064c:	d121      	bne.n	8000692 <__aeabi_d2f+0x7a>
 800064e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000652:	bfbc      	itt	lt
 8000654:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000658:	4770      	bxlt	lr
 800065a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000662:	f1c2 0218 	rsb	r2, r2, #24
 8000666:	f1c2 0c20 	rsb	ip, r2, #32
 800066a:	fa10 f30c 	lsls.w	r3, r0, ip
 800066e:	fa20 f002 	lsr.w	r0, r0, r2
 8000672:	bf18      	it	ne
 8000674:	f040 0001 	orrne.w	r0, r0, #1
 8000678:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800067c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000680:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000684:	ea40 000c 	orr.w	r0, r0, ip
 8000688:	fa23 f302 	lsr.w	r3, r3, r2
 800068c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000690:	e7cc      	b.n	800062c <__aeabi_d2f+0x14>
 8000692:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000696:	d107      	bne.n	80006a8 <__aeabi_d2f+0x90>
 8000698:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800069c:	bf1e      	ittt	ne
 800069e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006a2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006a6:	4770      	bxne	lr
 80006a8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <__aeabi_uldivmod>:
 80006b8:	b953      	cbnz	r3, 80006d0 <__aeabi_uldivmod+0x18>
 80006ba:	b94a      	cbnz	r2, 80006d0 <__aeabi_uldivmod+0x18>
 80006bc:	2900      	cmp	r1, #0
 80006be:	bf08      	it	eq
 80006c0:	2800      	cmpeq	r0, #0
 80006c2:	bf1c      	itt	ne
 80006c4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80006c8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80006cc:	f000 b972 	b.w	80009b4 <__aeabi_idiv0>
 80006d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006d8:	f000 f806 	bl	80006e8 <__udivmoddi4>
 80006dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e4:	b004      	add	sp, #16
 80006e6:	4770      	bx	lr

080006e8 <__udivmoddi4>:
 80006e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ec:	9e08      	ldr	r6, [sp, #32]
 80006ee:	4604      	mov	r4, r0
 80006f0:	4688      	mov	r8, r1
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d14b      	bne.n	800078e <__udivmoddi4+0xa6>
 80006f6:	428a      	cmp	r2, r1
 80006f8:	4615      	mov	r5, r2
 80006fa:	d967      	bls.n	80007cc <__udivmoddi4+0xe4>
 80006fc:	fab2 f282 	clz	r2, r2
 8000700:	b14a      	cbz	r2, 8000716 <__udivmoddi4+0x2e>
 8000702:	f1c2 0720 	rsb	r7, r2, #32
 8000706:	fa01 f302 	lsl.w	r3, r1, r2
 800070a:	fa20 f707 	lsr.w	r7, r0, r7
 800070e:	4095      	lsls	r5, r2
 8000710:	ea47 0803 	orr.w	r8, r7, r3
 8000714:	4094      	lsls	r4, r2
 8000716:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800071a:	0c23      	lsrs	r3, r4, #16
 800071c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000720:	fa1f fc85 	uxth.w	ip, r5
 8000724:	fb0e 8817 	mls	r8, lr, r7, r8
 8000728:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800072c:	fb07 f10c 	mul.w	r1, r7, ip
 8000730:	4299      	cmp	r1, r3
 8000732:	d909      	bls.n	8000748 <__udivmoddi4+0x60>
 8000734:	18eb      	adds	r3, r5, r3
 8000736:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800073a:	f080 811b 	bcs.w	8000974 <__udivmoddi4+0x28c>
 800073e:	4299      	cmp	r1, r3
 8000740:	f240 8118 	bls.w	8000974 <__udivmoddi4+0x28c>
 8000744:	3f02      	subs	r7, #2
 8000746:	442b      	add	r3, r5
 8000748:	1a5b      	subs	r3, r3, r1
 800074a:	b2a4      	uxth	r4, r4
 800074c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000750:	fb0e 3310 	mls	r3, lr, r0, r3
 8000754:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000758:	fb00 fc0c 	mul.w	ip, r0, ip
 800075c:	45a4      	cmp	ip, r4
 800075e:	d909      	bls.n	8000774 <__udivmoddi4+0x8c>
 8000760:	192c      	adds	r4, r5, r4
 8000762:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000766:	f080 8107 	bcs.w	8000978 <__udivmoddi4+0x290>
 800076a:	45a4      	cmp	ip, r4
 800076c:	f240 8104 	bls.w	8000978 <__udivmoddi4+0x290>
 8000770:	3802      	subs	r0, #2
 8000772:	442c      	add	r4, r5
 8000774:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000778:	eba4 040c 	sub.w	r4, r4, ip
 800077c:	2700      	movs	r7, #0
 800077e:	b11e      	cbz	r6, 8000788 <__udivmoddi4+0xa0>
 8000780:	40d4      	lsrs	r4, r2
 8000782:	2300      	movs	r3, #0
 8000784:	e9c6 4300 	strd	r4, r3, [r6]
 8000788:	4639      	mov	r1, r7
 800078a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078e:	428b      	cmp	r3, r1
 8000790:	d909      	bls.n	80007a6 <__udivmoddi4+0xbe>
 8000792:	2e00      	cmp	r6, #0
 8000794:	f000 80eb 	beq.w	800096e <__udivmoddi4+0x286>
 8000798:	2700      	movs	r7, #0
 800079a:	e9c6 0100 	strd	r0, r1, [r6]
 800079e:	4638      	mov	r0, r7
 80007a0:	4639      	mov	r1, r7
 80007a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007a6:	fab3 f783 	clz	r7, r3
 80007aa:	2f00      	cmp	r7, #0
 80007ac:	d147      	bne.n	800083e <__udivmoddi4+0x156>
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d302      	bcc.n	80007b8 <__udivmoddi4+0xd0>
 80007b2:	4282      	cmp	r2, r0
 80007b4:	f200 80fa 	bhi.w	80009ac <__udivmoddi4+0x2c4>
 80007b8:	1a84      	subs	r4, r0, r2
 80007ba:	eb61 0303 	sbc.w	r3, r1, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	4698      	mov	r8, r3
 80007c2:	2e00      	cmp	r6, #0
 80007c4:	d0e0      	beq.n	8000788 <__udivmoddi4+0xa0>
 80007c6:	e9c6 4800 	strd	r4, r8, [r6]
 80007ca:	e7dd      	b.n	8000788 <__udivmoddi4+0xa0>
 80007cc:	b902      	cbnz	r2, 80007d0 <__udivmoddi4+0xe8>
 80007ce:	deff      	udf	#255	; 0xff
 80007d0:	fab2 f282 	clz	r2, r2
 80007d4:	2a00      	cmp	r2, #0
 80007d6:	f040 808f 	bne.w	80008f8 <__udivmoddi4+0x210>
 80007da:	1b49      	subs	r1, r1, r5
 80007dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80007e0:	fa1f f885 	uxth.w	r8, r5
 80007e4:	2701      	movs	r7, #1
 80007e6:	fbb1 fcfe 	udiv	ip, r1, lr
 80007ea:	0c23      	lsrs	r3, r4, #16
 80007ec:	fb0e 111c 	mls	r1, lr, ip, r1
 80007f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007f4:	fb08 f10c 	mul.w	r1, r8, ip
 80007f8:	4299      	cmp	r1, r3
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0x124>
 80007fc:	18eb      	adds	r3, r5, r3
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0x122>
 8000804:	4299      	cmp	r1, r3
 8000806:	f200 80cd 	bhi.w	80009a4 <__udivmoddi4+0x2bc>
 800080a:	4684      	mov	ip, r0
 800080c:	1a59      	subs	r1, r3, r1
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1410 	mls	r4, lr, r0, r1
 8000818:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x14c>
 8000824:	192c      	adds	r4, r5, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x14a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80b6 	bhi.w	800099e <__udivmoddi4+0x2b6>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e79f      	b.n	800077e <__udivmoddi4+0x96>
 800083e:	f1c7 0c20 	rsb	ip, r7, #32
 8000842:	40bb      	lsls	r3, r7
 8000844:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000848:	ea4e 0e03 	orr.w	lr, lr, r3
 800084c:	fa01 f407 	lsl.w	r4, r1, r7
 8000850:	fa20 f50c 	lsr.w	r5, r0, ip
 8000854:	fa21 f30c 	lsr.w	r3, r1, ip
 8000858:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800085c:	4325      	orrs	r5, r4
 800085e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000862:	0c2c      	lsrs	r4, r5, #16
 8000864:	fb08 3319 	mls	r3, r8, r9, r3
 8000868:	fa1f fa8e 	uxth.w	sl, lr
 800086c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000870:	fb09 f40a 	mul.w	r4, r9, sl
 8000874:	429c      	cmp	r4, r3
 8000876:	fa02 f207 	lsl.w	r2, r2, r7
 800087a:	fa00 f107 	lsl.w	r1, r0, r7
 800087e:	d90b      	bls.n	8000898 <__udivmoddi4+0x1b0>
 8000880:	eb1e 0303 	adds.w	r3, lr, r3
 8000884:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000888:	f080 8087 	bcs.w	800099a <__udivmoddi4+0x2b2>
 800088c:	429c      	cmp	r4, r3
 800088e:	f240 8084 	bls.w	800099a <__udivmoddi4+0x2b2>
 8000892:	f1a9 0902 	sub.w	r9, r9, #2
 8000896:	4473      	add	r3, lr
 8000898:	1b1b      	subs	r3, r3, r4
 800089a:	b2ad      	uxth	r5, r5
 800089c:	fbb3 f0f8 	udiv	r0, r3, r8
 80008a0:	fb08 3310 	mls	r3, r8, r0, r3
 80008a4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80008a8:	fb00 fa0a 	mul.w	sl, r0, sl
 80008ac:	45a2      	cmp	sl, r4
 80008ae:	d908      	bls.n	80008c2 <__udivmoddi4+0x1da>
 80008b0:	eb1e 0404 	adds.w	r4, lr, r4
 80008b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80008b8:	d26b      	bcs.n	8000992 <__udivmoddi4+0x2aa>
 80008ba:	45a2      	cmp	sl, r4
 80008bc:	d969      	bls.n	8000992 <__udivmoddi4+0x2aa>
 80008be:	3802      	subs	r0, #2
 80008c0:	4474      	add	r4, lr
 80008c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008c6:	fba0 8902 	umull	r8, r9, r0, r2
 80008ca:	eba4 040a 	sub.w	r4, r4, sl
 80008ce:	454c      	cmp	r4, r9
 80008d0:	46c2      	mov	sl, r8
 80008d2:	464b      	mov	r3, r9
 80008d4:	d354      	bcc.n	8000980 <__udivmoddi4+0x298>
 80008d6:	d051      	beq.n	800097c <__udivmoddi4+0x294>
 80008d8:	2e00      	cmp	r6, #0
 80008da:	d069      	beq.n	80009b0 <__udivmoddi4+0x2c8>
 80008dc:	ebb1 050a 	subs.w	r5, r1, sl
 80008e0:	eb64 0403 	sbc.w	r4, r4, r3
 80008e4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80008e8:	40fd      	lsrs	r5, r7
 80008ea:	40fc      	lsrs	r4, r7
 80008ec:	ea4c 0505 	orr.w	r5, ip, r5
 80008f0:	e9c6 5400 	strd	r5, r4, [r6]
 80008f4:	2700      	movs	r7, #0
 80008f6:	e747      	b.n	8000788 <__udivmoddi4+0xa0>
 80008f8:	f1c2 0320 	rsb	r3, r2, #32
 80008fc:	fa20 f703 	lsr.w	r7, r0, r3
 8000900:	4095      	lsls	r5, r2
 8000902:	fa01 f002 	lsl.w	r0, r1, r2
 8000906:	fa21 f303 	lsr.w	r3, r1, r3
 800090a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800090e:	4338      	orrs	r0, r7
 8000910:	0c01      	lsrs	r1, r0, #16
 8000912:	fbb3 f7fe 	udiv	r7, r3, lr
 8000916:	fa1f f885 	uxth.w	r8, r5
 800091a:	fb0e 3317 	mls	r3, lr, r7, r3
 800091e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000922:	fb07 f308 	mul.w	r3, r7, r8
 8000926:	428b      	cmp	r3, r1
 8000928:	fa04 f402 	lsl.w	r4, r4, r2
 800092c:	d907      	bls.n	800093e <__udivmoddi4+0x256>
 800092e:	1869      	adds	r1, r5, r1
 8000930:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000934:	d22f      	bcs.n	8000996 <__udivmoddi4+0x2ae>
 8000936:	428b      	cmp	r3, r1
 8000938:	d92d      	bls.n	8000996 <__udivmoddi4+0x2ae>
 800093a:	3f02      	subs	r7, #2
 800093c:	4429      	add	r1, r5
 800093e:	1acb      	subs	r3, r1, r3
 8000940:	b281      	uxth	r1, r0
 8000942:	fbb3 f0fe 	udiv	r0, r3, lr
 8000946:	fb0e 3310 	mls	r3, lr, r0, r3
 800094a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800094e:	fb00 f308 	mul.w	r3, r0, r8
 8000952:	428b      	cmp	r3, r1
 8000954:	d907      	bls.n	8000966 <__udivmoddi4+0x27e>
 8000956:	1869      	adds	r1, r5, r1
 8000958:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800095c:	d217      	bcs.n	800098e <__udivmoddi4+0x2a6>
 800095e:	428b      	cmp	r3, r1
 8000960:	d915      	bls.n	800098e <__udivmoddi4+0x2a6>
 8000962:	3802      	subs	r0, #2
 8000964:	4429      	add	r1, r5
 8000966:	1ac9      	subs	r1, r1, r3
 8000968:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800096c:	e73b      	b.n	80007e6 <__udivmoddi4+0xfe>
 800096e:	4637      	mov	r7, r6
 8000970:	4630      	mov	r0, r6
 8000972:	e709      	b.n	8000788 <__udivmoddi4+0xa0>
 8000974:	4607      	mov	r7, r0
 8000976:	e6e7      	b.n	8000748 <__udivmoddi4+0x60>
 8000978:	4618      	mov	r0, r3
 800097a:	e6fb      	b.n	8000774 <__udivmoddi4+0x8c>
 800097c:	4541      	cmp	r1, r8
 800097e:	d2ab      	bcs.n	80008d8 <__udivmoddi4+0x1f0>
 8000980:	ebb8 0a02 	subs.w	sl, r8, r2
 8000984:	eb69 020e 	sbc.w	r2, r9, lr
 8000988:	3801      	subs	r0, #1
 800098a:	4613      	mov	r3, r2
 800098c:	e7a4      	b.n	80008d8 <__udivmoddi4+0x1f0>
 800098e:	4660      	mov	r0, ip
 8000990:	e7e9      	b.n	8000966 <__udivmoddi4+0x27e>
 8000992:	4618      	mov	r0, r3
 8000994:	e795      	b.n	80008c2 <__udivmoddi4+0x1da>
 8000996:	4667      	mov	r7, ip
 8000998:	e7d1      	b.n	800093e <__udivmoddi4+0x256>
 800099a:	4681      	mov	r9, r0
 800099c:	e77c      	b.n	8000898 <__udivmoddi4+0x1b0>
 800099e:	3802      	subs	r0, #2
 80009a0:	442c      	add	r4, r5
 80009a2:	e747      	b.n	8000834 <__udivmoddi4+0x14c>
 80009a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009a8:	442b      	add	r3, r5
 80009aa:	e72f      	b.n	800080c <__udivmoddi4+0x124>
 80009ac:	4638      	mov	r0, r7
 80009ae:	e708      	b.n	80007c2 <__udivmoddi4+0xda>
 80009b0:	4637      	mov	r7, r6
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0xa0>

080009b4 <__aeabi_idiv0>:
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b0a0      	sub	sp, #128	; 0x80
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009be:	f000 fe4f 	bl	8001660 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c2:	f000 f88f 	bl	8000ae4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c6:	f000 f9bb 	bl	8000d40 <MX_GPIO_Init>
  MX_DMA_Init();
 80009ca:	f000 f989 	bl	8000ce0 <MX_DMA_Init>
  MX_I2S2_Init();
 80009ce:	f000 f927 	bl	8000c20 <MX_I2S2_Init>
  MX_USB_DEVICE_Init();
 80009d2:	f007 fbbf 	bl	8008154 <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 80009d6:	f000 f907 	bl	8000be8 <MX_CRC_Init>
  MX_I2S3_Init();
 80009da:	f000 f951 	bl	8000c80 <MX_I2S3_Init>
  MX_PDM2PCM_Init();
 80009de:	f007 fb8f 	bl	8008100 <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(1500);
 80009e2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80009e6:	f000 fead 	bl	8001744 <HAL_Delay>
	CDC_Clear();
 80009ea:	f007 fe69 	bl	80086c0 <CDC_Clear>
	CDC_Printf("\r\n       ================");
 80009ee:	482c      	ldr	r0, [pc, #176]	; (8000aa0 <main+0xe8>)
 80009f0:	f007 fdb4 	bl	800855c <CDC_Printf>
	CDC_Printf("\r\n       *** DSP V0.0 ***");
 80009f4:	482b      	ldr	r0, [pc, #172]	; (8000aa4 <main+0xec>)
 80009f6:	f007 fdb1 	bl	800855c <CDC_Printf>
	CDC_Printf("\r\n       ================\r\n\n");
 80009fa:	482b      	ldr	r0, [pc, #172]	; (8000aa8 <main+0xf0>)
 80009fc:	f007 fdae 	bl	800855c <CDC_Printf>
	if (!HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14))
 8000a00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a04:	4829      	ldr	r0, [pc, #164]	; (8000aac <main+0xf4>)
 8000a06:	f001 fcf5 	bl	80023f4 <HAL_GPIO_ReadPin>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d103      	bne.n	8000a18 <main+0x60>
	{
		CDC_Printf("[ OK ] Hardware initialization\r\n");
 8000a10:	4827      	ldr	r0, [pc, #156]	; (8000ab0 <main+0xf8>)
 8000a12:	f007 fda3 	bl	800855c <CDC_Printf>
 8000a16:	e002      	b.n	8000a1e <main+0x66>
	}
	else
	{
		CDC_Printf("[ ER ] Hardware initialization\r\n");
 8000a18:	4826      	ldr	r0, [pc, #152]	; (8000ab4 <main+0xfc>)
 8000a1a:	f007 fd9f 	bl	800855c <CDC_Printf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	char cmd[APP_RX_DATA_SIZE];
	cmd[0] = '\0';
 8000a1e:	2300      	movs	r3, #0
 8000a20:	703b      	strb	r3, [r7, #0]

	CDC_Printf("[    ] Press ENTER to start\r\n");
 8000a22:	4825      	ldr	r0, [pc, #148]	; (8000ab8 <main+0x100>)
 8000a24:	f007 fd9a 	bl	800855c <CDC_Printf>
	CDC_Scanf("%s", cmd);
 8000a28:	463b      	mov	r3, r7
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4823      	ldr	r0, [pc, #140]	; (8000abc <main+0x104>)
 8000a2e:	f007 fdc1 	bl	80085b4 <CDC_Scanf>
	CDC_Move(0, -2);
 8000a32:	f06f 0101 	mvn.w	r1, #1
 8000a36:	2000      	movs	r0, #0
 8000a38:	f007 fe56 	bl	80086e8 <CDC_Move>
	CDC_Printf("\r[ OK ]\r\n");
 8000a3c:	4820      	ldr	r0, [pc, #128]	; (8000ac0 <main+0x108>)
 8000a3e:	f007 fd8d 	bl	800855c <CDC_Printf>
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, I2S2_txBuffer, I2S2_rxBuffer, I2S_BUFFER_LENGTH / 2);
 8000a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a46:	4a1f      	ldr	r2, [pc, #124]	; (8000ac4 <main+0x10c>)
 8000a48:	491f      	ldr	r1, [pc, #124]	; (8000ac8 <main+0x110>)
 8000a4a:	4820      	ldr	r0, [pc, #128]	; (8000acc <main+0x114>)
 8000a4c:	f002 f86a 	bl	8002b24 <HAL_I2SEx_TransmitReceive_DMA>
	HAL_I2S_Receive_DMA(&hi2s3, PDM_rxBuffer, I2S_BUFFER_LENGTH / 2);
 8000a50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a54:	491e      	ldr	r1, [pc, #120]	; (8000ad0 <main+0x118>)
 8000a56:	481f      	ldr	r0, [pc, #124]	; (8000ad4 <main+0x11c>)
 8000a58:	f001 fe58 	bl	800270c <HAL_I2S_Receive_DMA>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//CDC_Scanf("%s", cmd);
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000a5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a60:	4812      	ldr	r0, [pc, #72]	; (8000aac <main+0xf4>)
 8000a62:	f001 fcf8 	bl	8002456 <HAL_GPIO_TogglePin>
		CDC_Spin("Processing");
 8000a66:	481c      	ldr	r0, [pc, #112]	; (8000ad8 <main+0x120>)
 8000a68:	f007 fdde 	bl	8008628 <CDC_Spin>
		HAL_Delay(250);
 8000a6c:	20fa      	movs	r0, #250	; 0xfa
 8000a6e:	f000 fe69 	bl	8001744 <HAL_Delay>
		 // Read PRIMASK register, check interrupt status before you disable them
		 // Returns 0 if they are enabled, or non-zero if disabled
		 prim = __get_PRIMASK();
		 __disable_irq();
		 */
		if (CDC_RX_DATA_PENDING)
 8000a72:	4b1a      	ldr	r3, [pc, #104]	; (8000adc <main+0x124>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d0ef      	beq.n	8000a5c <main+0xa4>
		{
			CDC_Scanf("%s", cmd);
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	4619      	mov	r1, r3
 8000a80:	480e      	ldr	r0, [pc, #56]	; (8000abc <main+0x104>)
 8000a82:	f007 fd97 	bl	80085b4 <CDC_Scanf>

			if (!strcmp(cmd, "clear"))
 8000a86:	463b      	mov	r3, r7
 8000a88:	4915      	ldr	r1, [pc, #84]	; (8000ae0 <main+0x128>)
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fba0 	bl	80001d0 <strcmp>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d101      	bne.n	8000a9a <main+0xe2>
			{
				CDC_Clear();
 8000a96:	f007 fe13 	bl	80086c0 <CDC_Clear>
			}

			cmd[0] = '\0';
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	703b      	strb	r3, [r7, #0]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000a9e:	e7dd      	b.n	8000a5c <main+0xa4>
 8000aa0:	0800cac0 	.word	0x0800cac0
 8000aa4:	0800cadc 	.word	0x0800cadc
 8000aa8:	0800caf8 	.word	0x0800caf8
 8000aac:	40020c00 	.word	0x40020c00
 8000ab0:	0800cb18 	.word	0x0800cb18
 8000ab4:	0800cb3c 	.word	0x0800cb3c
 8000ab8:	0800cb60 	.word	0x0800cb60
 8000abc:	0800cb80 	.word	0x0800cb80
 8000ac0:	0800cb84 	.word	0x0800cb84
 8000ac4:	20002814 	.word	0x20002814
 8000ac8:	20000814 	.word	0x20000814
 8000acc:	20008934 	.word	0x20008934
 8000ad0:	20006814 	.word	0x20006814
 8000ad4:	2000897c 	.word	0x2000897c
 8000ad8:	0800cb90 	.word	0x0800cb90
 8000adc:	2000077a 	.word	0x2000077a
 8000ae0:	0800cb9c 	.word	0x0800cb9c

08000ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b098      	sub	sp, #96	; 0x60
 8000ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000aee:	2230      	movs	r2, #48	; 0x30
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f00a f9bf 	bl	800ae76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af8:	f107 031c 	add.w	r3, r7, #28
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	4b31      	ldr	r3, [pc, #196]	; (8000be0 <SystemClock_Config+0xfc>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1e:	4a30      	ldr	r2, [pc, #192]	; (8000be0 <SystemClock_Config+0xfc>)
 8000b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b24:	6413      	str	r3, [r2, #64]	; 0x40
 8000b26:	4b2e      	ldr	r3, [pc, #184]	; (8000be0 <SystemClock_Config+0xfc>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	4b2b      	ldr	r3, [pc, #172]	; (8000be4 <SystemClock_Config+0x100>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a2a      	ldr	r2, [pc, #168]	; (8000be4 <SystemClock_Config+0x100>)
 8000b3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b40:	6013      	str	r3, [r2, #0]
 8000b42:	4b28      	ldr	r3, [pc, #160]	; (8000be4 <SystemClock_Config+0x100>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b56:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b5c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b62:	2308      	movs	r3, #8
 8000b64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b66:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000b6a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b70:	2307      	movs	r3, #7
 8000b72:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b74:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f003 fe17 	bl	80047ac <HAL_RCC_OscConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000b84:	f000 fadc 	bl	8001140 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b88:	230f      	movs	r3, #15
 8000b8a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b94:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b9e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ba0:	f107 031c 	add.w	r3, r7, #28
 8000ba4:	2105      	movs	r1, #5
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f004 f870 	bl	8004c8c <HAL_RCC_ClockConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000bb2:	f000 fac5 	bl	8001140 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000bba:	23c0      	movs	r3, #192	; 0xc0
 8000bbc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc2:	f107 030c 	add.w	r3, r7, #12
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f004 fa2a 	bl	8005020 <HAL_RCCEx_PeriphCLKConfig>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000bd2:	f000 fab5 	bl	8001140 <Error_Handler>
  }
}
 8000bd6:	bf00      	nop
 8000bd8:	3760      	adds	r7, #96	; 0x60
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800
 8000be4:	40007000 	.word	0x40007000

08000be8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000bec:	4b0a      	ldr	r3, [pc, #40]	; (8000c18 <MX_CRC_Init+0x30>)
 8000bee:	4a0b      	ldr	r2, [pc, #44]	; (8000c1c <MX_CRC_Init+0x34>)
 8000bf0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000bf2:	4809      	ldr	r0, [pc, #36]	; (8000c18 <MX_CRC_Init+0x30>)
 8000bf4:	f000 fed9 	bl	80019aa <HAL_CRC_Init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000bfe:	f000 fa9f 	bl	8001140 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000c02:	4b05      	ldr	r3, [pc, #20]	; (8000c18 <MX_CRC_Init+0x30>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	689a      	ldr	r2, [r3, #8]
 8000c08:	4b03      	ldr	r3, [pc, #12]	; (8000c18 <MX_CRC_Init+0x30>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f042 0201 	orr.w	r2, r2, #1
 8000c10:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	2000080c 	.word	0x2000080c
 8000c1c:	40023000 	.word	0x40023000

08000c20 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2S2_Init 0 */
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */
  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c26:	4a14      	ldr	r2, [pc, #80]	; (8000c78 <MX_I2S2_Init+0x58>)
 8000c28:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000c2a:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c30:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000c38:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c3a:	2203      	movs	r2, #3
 8000c3c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c44:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c48:	4a0c      	ldr	r2, [pc, #48]	; (8000c7c <MX_I2S2_Init+0x5c>)
 8000c4a:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000c52:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000c5e:	4805      	ldr	r0, [pc, #20]	; (8000c74 <MX_I2S2_Init+0x54>)
 8000c60:	f001 fc14 	bl	800248c <HAL_I2S_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000c6a:	f000 fa69 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */
  /* USER CODE END I2S2_Init 2 */

}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20008934 	.word	0x20008934
 8000c78:	40003800 	.word	0x40003800
 8000c7c:	00017700 	.word	0x00017700

08000c80 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000c84:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000c86:	4a14      	ldr	r2, [pc, #80]	; (8000cd8 <MX_I2S3_Init+0x58>)
 8000c88:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 8000c8a:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000c8c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c90:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_MSB;
 8000c92:	4b10      	ldr	r3, [pc, #64]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000c94:	2210      	movs	r2, #16
 8000c96:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000c98:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000c9e:	4b0d      	ldr	r3, [pc, #52]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000ca0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ca4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000ca8:	4a0c      	ldr	r2, [pc, #48]	; (8000cdc <MX_I2S3_Init+0x5c>)
 8000caa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000cac:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <MX_I2S3_Init+0x54>)
 8000cc0:	f001 fbe4 	bl	800248c <HAL_I2S_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000cca:	f000 fa39 	bl	8001140 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	2000897c 	.word	0x2000897c
 8000cd8:	40003c00 	.word	0x40003c00
 8000cdc:	00017700 	.word	0x00017700

08000ce0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	607b      	str	r3, [r7, #4]
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <MX_DMA_Init+0x5c>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a13      	ldr	r2, [pc, #76]	; (8000d3c <MX_DMA_Init+0x5c>)
 8000cf0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <MX_DMA_Init+0x5c>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	200b      	movs	r0, #11
 8000d08:	f000 fe19 	bl	800193e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d0c:	200b      	movs	r0, #11
 8000d0e:	f000 fe32 	bl	8001976 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	200e      	movs	r0, #14
 8000d18:	f000 fe11 	bl	800193e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d1c:	200e      	movs	r0, #14
 8000d1e:	f000 fe2a 	bl	8001976 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2100      	movs	r1, #0
 8000d26:	200f      	movs	r0, #15
 8000d28:	f000 fe09 	bl	800193e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d2c:	200f      	movs	r0, #15
 8000d2e:	f000 fe22 	bl	8001976 <HAL_NVIC_EnableIRQ>

}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023800 	.word	0x40023800

08000d40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08c      	sub	sp, #48	; 0x30
 8000d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d46:	f107 031c 	add.w	r3, r7, #28
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]
 8000d50:	609a      	str	r2, [r3, #8]
 8000d52:	60da      	str	r2, [r3, #12]
 8000d54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	61bb      	str	r3, [r7, #24]
 8000d5a:	4b71      	ldr	r3, [pc, #452]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	4a70      	ldr	r2, [pc, #448]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d60:	f043 0310 	orr.w	r3, r3, #16
 8000d64:	6313      	str	r3, [r2, #48]	; 0x30
 8000d66:	4b6e      	ldr	r3, [pc, #440]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	61bb      	str	r3, [r7, #24]
 8000d70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
 8000d76:	4b6a      	ldr	r3, [pc, #424]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	4a69      	ldr	r2, [pc, #420]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d7c:	f043 0304 	orr.w	r3, r3, #4
 8000d80:	6313      	str	r3, [r2, #48]	; 0x30
 8000d82:	4b67      	ldr	r3, [pc, #412]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	f003 0304 	and.w	r3, r3, #4
 8000d8a:	617b      	str	r3, [r7, #20]
 8000d8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	4b63      	ldr	r3, [pc, #396]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a62      	ldr	r2, [pc, #392]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b60      	ldr	r3, [pc, #384]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	4b5c      	ldr	r3, [pc, #368]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	4a5b      	ldr	r2, [pc, #364]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dba:	4b59      	ldr	r3, [pc, #356]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	4b55      	ldr	r3, [pc, #340]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a54      	ldr	r2, [pc, #336]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000dd0:	f043 0302 	orr.w	r3, r3, #2
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b52      	ldr	r3, [pc, #328]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f003 0302 	and.w	r3, r3, #2
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	607b      	str	r3, [r7, #4]
 8000de6:	4b4e      	ldr	r3, [pc, #312]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	4a4d      	ldr	r2, [pc, #308]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000dec:	f043 0308 	orr.w	r3, r3, #8
 8000df0:	6313      	str	r3, [r2, #48]	; 0x30
 8000df2:	4b4b      	ldr	r3, [pc, #300]	; (8000f20 <MX_GPIO_Init+0x1e0>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	f003 0308 	and.w	r3, r3, #8
 8000dfa:	607b      	str	r3, [r7, #4]
 8000dfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2108      	movs	r1, #8
 8000e02:	4848      	ldr	r0, [pc, #288]	; (8000f24 <MX_GPIO_Init+0x1e4>)
 8000e04:	f001 fb0e 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	4846      	ldr	r0, [pc, #280]	; (8000f28 <MX_GPIO_Init+0x1e8>)
 8000e0e:	f001 fb09 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000e12:	2200      	movs	r2, #0
 8000e14:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000e18:	4844      	ldr	r0, [pc, #272]	; (8000f2c <MX_GPIO_Init+0x1ec>)
 8000e1a:	f001 fb03 	bl	8002424 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000e1e:	2308      	movs	r3, #8
 8000e20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 031c 	add.w	r3, r7, #28
 8000e32:	4619      	mov	r1, r3
 8000e34:	483b      	ldr	r0, [pc, #236]	; (8000f24 <MX_GPIO_Init+0x1e4>)
 8000e36:	f001 f943 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2300      	movs	r3, #0
 8000e48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 031c 	add.w	r3, r7, #28
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4835      	ldr	r0, [pc, #212]	; (8000f28 <MX_GPIO_Init+0x1e8>)
 8000e52:	f001 f935 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e56:	2301      	movs	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e5a:	4b35      	ldr	r3, [pc, #212]	; (8000f30 <MX_GPIO_Init+0x1f0>)
 8000e5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e62:	f107 031c 	add.w	r3, r7, #28
 8000e66:	4619      	mov	r1, r3
 8000e68:	4832      	ldr	r0, [pc, #200]	; (8000f34 <MX_GPIO_Init+0x1f4>)
 8000e6a:	f001 f929 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e6e:	23e0      	movs	r3, #224	; 0xe0
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e7e:	2305      	movs	r3, #5
 8000e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e82:	f107 031c 	add.w	r3, r7, #28
 8000e86:	4619      	mov	r1, r3
 8000e88:	482a      	ldr	r0, [pc, #168]	; (8000f34 <MX_GPIO_Init+0x1f4>)
 8000e8a:	f001 f919 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000e8e:	2304      	movs	r3, #4
 8000e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e92:	2300      	movs	r3, #0
 8000e94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	f107 031c 	add.w	r3, r7, #28
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4825      	ldr	r0, [pc, #148]	; (8000f38 <MX_GPIO_Init+0x1f8>)
 8000ea2:	f001 f90d 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000ea6:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000eaa:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eb8:	f107 031c 	add.w	r3, r7, #28
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	481b      	ldr	r0, [pc, #108]	; (8000f2c <MX_GPIO_Init+0x1ec>)
 8000ec0:	f001 f8fe 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000ec4:	2320      	movs	r3, #32
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4815      	ldr	r0, [pc, #84]	; (8000f2c <MX_GPIO_Init+0x1ec>)
 8000ed8:	f001 f8f2 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000edc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee2:	2312      	movs	r3, #18
 8000ee4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480f      	ldr	r0, [pc, #60]	; (8000f38 <MX_GPIO_Init+0x1f8>)
 8000efa:	f001 f8e1 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000efe:	2302      	movs	r3, #2
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f02:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <MX_GPIO_Init+0x1f0>)
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 031c 	add.w	r3, r7, #28
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <MX_GPIO_Init+0x1e4>)
 8000f12:	f001 f8d5 	bl	80020c0 <HAL_GPIO_Init>

}
 8000f16:	bf00      	nop
 8000f18:	3730      	adds	r7, #48	; 0x30
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40021000 	.word	0x40021000
 8000f28:	40020800 	.word	0x40020800
 8000f2c:	40020c00 	.word	0x40020c00
 8000f30:	10120000 	.word	0x10120000
 8000f34:	40020000 	.word	0x40020000
 8000f38:	40020400 	.word	0x40020400

08000f3c <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	3b04      	subs	r3, #4
 8000f4c:	6018      	str	r0, [r3, #0]
	int32_t L_Channel[I2S_BUFFER_LENGTH / 8];
	int32_t R_Channel[I2S_BUFFER_LENGTH / 8];
	PmodI2S2_AudioRead_24b(I2S2_rxBuffer, L_Channel, R_Channel, I2S_BUFFER_LENGTH / 2);
 8000f4e:	f107 0208 	add.w	r2, r7, #8
 8000f52:	f607 0108 	addw	r1, r7, #2056	; 0x808
 8000f56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f5a:	4809      	ldr	r0, [pc, #36]	; (8000f80 <HAL_I2SEx_TxRxHalfCpltCallback+0x44>)
 8000f5c:	f000 f83a 	bl	8000fd4 <PmodI2S2_AudioRead_24b>
	/*
	 * PROCESS HERE
	 */
	PmodI2S2_AudioWrite_24b(I2S2_txBuffer, L_Channel, R_Channel, I2S_BUFFER_LENGTH / 2);
 8000f60:	f107 0208 	add.w	r2, r7, #8
 8000f64:	f607 0108 	addw	r1, r7, #2056	; 0x808
 8000f68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f6c:	4805      	ldr	r0, [pc, #20]	; (8000f84 <HAL_I2SEx_TxRxHalfCpltCallback+0x48>)
 8000f6e:	f000 f872 	bl	8001056 <PmodI2S2_AudioWrite_24b>
}
 8000f72:	bf00      	nop
 8000f74:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20002814 	.word	0x20002814
 8000f84:	20000814 	.word	0x20000814

08000f88 <HAL_I2SEx_TxRxCpltCallback>:

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	f107 0308 	add.w	r3, r7, #8
 8000f96:	3b04      	subs	r3, #4
 8000f98:	6018      	str	r0, [r3, #0]
	int32_t L_Channel[I2S_BUFFER_LENGTH / 8];
	int32_t R_Channel[I2S_BUFFER_LENGTH / 8];
	PmodI2S2_AudioRead_24b(&I2S2_rxBuffer[I2S_BUFFER_LENGTH / 2], L_Channel, R_Channel,
 8000f9a:	f107 0208 	add.w	r2, r7, #8
 8000f9e:	f607 0108 	addw	r1, r7, #2056	; 0x808
 8000fa2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fa6:	4809      	ldr	r0, [pc, #36]	; (8000fcc <HAL_I2SEx_TxRxCpltCallback+0x44>)
 8000fa8:	f000 f814 	bl	8000fd4 <PmodI2S2_AudioRead_24b>
						   I2S_BUFFER_LENGTH / 2);
	/*
	 * PROCESS HERE
	 */
	PmodI2S2_AudioWrite_24b(&I2S2_txBuffer[I2S_BUFFER_LENGTH / 2], L_Channel, R_Channel,
 8000fac:	f107 0208 	add.w	r2, r7, #8
 8000fb0:	f607 0108 	addw	r1, r7, #2056	; 0x808
 8000fb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fb8:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <HAL_I2SEx_TxRxCpltCallback+0x48>)
 8000fba:	f000 f84c 	bl	8001056 <PmodI2S2_AudioWrite_24b>
							I2S_BUFFER_LENGTH / 2);
}
 8000fbe:	bf00      	nop
 8000fc0:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20003814 	.word	0x20003814
 8000fd0:	20001814 	.word	0x20001814

08000fd4 <PmodI2S2_AudioRead_24b>:

void PmodI2S2_AudioRead_24b(uint16_t *rxBuf, int32_t *L_Channel, int32_t *R_Channel, uint32_t Len)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
 8000fe0:	603b      	str	r3, [r7, #0]
	for (uint32_t i = 0; i + 3 < Len; i += 4)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	e02b      	b.n	8001040 <PmodI2S2_AudioRead_24b+0x6c>
	{
		L_Channel[i / 4] = (int32_t) (rxBuf[i] << 16) | rxBuf[i + 1];
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	68fa      	ldr	r2, [r7, #12]
 8000fee:	4413      	add	r3, r2
 8000ff0:	881b      	ldrh	r3, [r3, #0]
 8000ff2:	041a      	lsls	r2, r3, #16
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	68f9      	ldr	r1, [r7, #12]
 8000ffc:	440b      	add	r3, r1
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	f023 0303 	bic.w	r3, r3, #3
 8001008:	68b9      	ldr	r1, [r7, #8]
 800100a:	440b      	add	r3, r1
 800100c:	4302      	orrs	r2, r0
 800100e:	601a      	str	r2, [r3, #0]
		R_Channel[i / 4] = (int32_t) (rxBuf[i + 2] << 16) | rxBuf[i + 3];
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	3302      	adds	r3, #2
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	4413      	add	r3, r2
 800101a:	881b      	ldrh	r3, [r3, #0]
 800101c:	041a      	lsls	r2, r3, #16
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3303      	adds	r3, #3
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	68f9      	ldr	r1, [r7, #12]
 8001026:	440b      	add	r3, r1
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	f023 0303 	bic.w	r3, r3, #3
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	440b      	add	r3, r1
 8001036:	4302      	orrs	r2, r0
 8001038:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i + 3 < Len; i += 4)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3304      	adds	r3, #4
 800103e:	617b      	str	r3, [r7, #20]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	3303      	adds	r3, #3
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	d8ce      	bhi.n	8000fe8 <PmodI2S2_AudioRead_24b+0x14>
	}
}
 800104a:	bf00      	nop
 800104c:	371c      	adds	r7, #28
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <PmodI2S2_AudioWrite_24b>:
void PmodI2S2_AudioWrite_24b(uint16_t *txBuf, int32_t *L_Channel, int32_t *R_Channel, uint32_t Len)
{
 8001056:	b480      	push	{r7}
 8001058:	b087      	sub	sp, #28
 800105a:	af00      	add	r7, sp, #0
 800105c:	60f8      	str	r0, [r7, #12]
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
 8001062:	603b      	str	r3, [r7, #0]
	for (uint32_t i = 0; i + 3 < Len; i += 4)
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	e037      	b.n	80010da <PmodI2S2_AudioWrite_24b+0x84>
	{
		txBuf[i] = (L_Channel[i / 4] >> 16) & 0xFFFF;
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	f023 0303 	bic.w	r3, r3, #3
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	4413      	add	r3, r2
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	0c19      	lsrs	r1, r3, #16
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	68fa      	ldr	r2, [r7, #12]
 800107e:	4413      	add	r3, r2
 8001080:	b28a      	uxth	r2, r1
 8001082:	801a      	strh	r2, [r3, #0]
		txBuf[i + 1] = L_Channel[i / 4] & 0xFFFF;
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	f023 0303 	bic.w	r3, r3, #3
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	4413      	add	r3, r2
 800108e:	6819      	ldr	r1, [r3, #0]
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	4413      	add	r3, r2
 800109a:	b28a      	uxth	r2, r1
 800109c:	801a      	strh	r2, [r3, #0]
		txBuf[i + 2] = (R_Channel[i / 4] >> 16) & 0xFFFF;
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	f023 0303 	bic.w	r3, r3, #3
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	4413      	add	r3, r2
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	0c19      	lsrs	r1, r3, #16
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	3302      	adds	r3, #2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	4413      	add	r3, r2
 80010b6:	b28a      	uxth	r2, r1
 80010b8:	801a      	strh	r2, [r3, #0]
		txBuf[i + 3] = R_Channel[i / 4] & 0xFFFF;
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	f023 0303 	bic.w	r3, r3, #3
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	4413      	add	r3, r2
 80010c4:	6819      	ldr	r1, [r3, #0]
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	3303      	adds	r3, #3
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	b28a      	uxth	r2, r1
 80010d2:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i + 3 < Len; i += 4)
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	3304      	adds	r3, #4
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3303      	adds	r3, #3
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d8c2      	bhi.n	800106a <PmodI2S2_AudioWrite_24b+0x14>
	}
}
 80010e4:	bf00      	nop
 80010e6:	371c      	adds	r7, #28
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	PDM_Filter(&PDM_rxBuffer[0], &I2S3_rxBuffer[0], &PDM1_filter_handler);
 80010f8:	4a04      	ldr	r2, [pc, #16]	; (800110c <HAL_I2S_RxHalfCpltCallback+0x1c>)
 80010fa:	4905      	ldr	r1, [pc, #20]	; (8001110 <HAL_I2S_RxHalfCpltCallback+0x20>)
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <HAL_I2S_RxHalfCpltCallback+0x24>)
 80010fe:	f009 fe1b 	bl	800ad38 <PDM_Filter>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200089d0 	.word	0x200089d0
 8001110:	20004814 	.word	0x20004814
 8001114:	20006814 	.word	0x20006814

08001118 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	PDM_Filter(&PDM_rxBuffer[I2S_BUFFER_LENGTH / 2], &I2S3_rxBuffer[I2S_BUFFER_LENGTH / 2],
 8001120:	4a04      	ldr	r2, [pc, #16]	; (8001134 <HAL_I2S_RxCpltCallback+0x1c>)
 8001122:	4905      	ldr	r1, [pc, #20]	; (8001138 <HAL_I2S_RxCpltCallback+0x20>)
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <HAL_I2S_RxCpltCallback+0x24>)
 8001126:	f009 fe07 	bl	800ad38 <PDM_Filter>
			   &PDM1_filter_handler);
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200089d0 	.word	0x200089d0
 8001138:	20005814 	.word	0x20005814
 800113c:	20007814 	.word	0x20007814

08001140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800114a:	4802      	ldr	r0, [pc, #8]	; (8001154 <Error_Handler+0x14>)
 800114c:	f001 f96a 	bl	8002424 <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40020c00 	.word	0x40020c00

08001158 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	607b      	str	r3, [r7, #4]
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <HAL_MspInit+0x4c>)
 8001164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001166:	4a0f      	ldr	r2, [pc, #60]	; (80011a4 <HAL_MspInit+0x4c>)
 8001168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800116c:	6453      	str	r3, [r2, #68]	; 0x44
 800116e:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <HAL_MspInit+0x4c>)
 8001170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	603b      	str	r3, [r7, #0]
 800117e:	4b09      	ldr	r3, [pc, #36]	; (80011a4 <HAL_MspInit+0x4c>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	4a08      	ldr	r2, [pc, #32]	; (80011a4 <HAL_MspInit+0x4c>)
 8001184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001188:	6413      	str	r3, [r2, #64]	; 0x40
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <HAL_MspInit+0x4c>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001196:	2007      	movs	r0, #7
 8001198:	f000 fbc6 	bl	8001928 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40023800 	.word	0x40023800

080011a8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <HAL_CRC_MspInit+0x3c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d10d      	bne.n	80011d6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	4b0a      	ldr	r3, [pc, #40]	; (80011e8 <HAL_CRC_MspInit+0x40>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a09      	ldr	r2, [pc, #36]	; (80011e8 <HAL_CRC_MspInit+0x40>)
 80011c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <HAL_CRC_MspInit+0x40>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80011d6:	bf00      	nop
 80011d8:	3714      	adds	r7, #20
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40023000 	.word	0x40023000
 80011e8:	40023800 	.word	0x40023800

080011ec <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08e      	sub	sp, #56	; 0x38
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4aa3      	ldr	r2, [pc, #652]	; (8001498 <HAL_I2S_MspInit+0x2ac>)
 800120a:	4293      	cmp	r3, r2
 800120c:	f040 80bf 	bne.w	800138e <HAL_I2S_MspInit+0x1a2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
 8001214:	4ba1      	ldr	r3, [pc, #644]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001218:	4aa0      	ldr	r2, [pc, #640]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 800121a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121e:	6413      	str	r3, [r2, #64]	; 0x40
 8001220:	4b9e      	ldr	r3, [pc, #632]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001228:	623b      	str	r3, [r7, #32]
 800122a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
 8001230:	4b9a      	ldr	r3, [pc, #616]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001234:	4a99      	ldr	r2, [pc, #612]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6313      	str	r3, [r2, #48]	; 0x30
 800123c:	4b97      	ldr	r3, [pc, #604]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	61fb      	str	r3, [r7, #28]
 8001246:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001248:	2300      	movs	r3, #0
 800124a:	61bb      	str	r3, [r7, #24]
 800124c:	4b93      	ldr	r3, [pc, #588]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 800124e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001250:	4a92      	ldr	r2, [pc, #584]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 8001252:	f043 0302 	orr.w	r3, r3, #2
 8001256:	6313      	str	r3, [r2, #48]	; 0x30
 8001258:	4b90      	ldr	r3, [pc, #576]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	61bb      	str	r3, [r7, #24]
 8001262:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001264:	2304      	movs	r3, #4
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001274:	2306      	movs	r3, #6
 8001276:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800127c:	4619      	mov	r1, r3
 800127e:	4888      	ldr	r0, [pc, #544]	; (80014a0 <HAL_I2S_MspInit+0x2b4>)
 8001280:	f000 ff1e 	bl	80020c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin|GPIO_PIN_6;
 8001284:	2348      	movs	r3, #72	; 0x48
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001288:	2302      	movs	r3, #2
 800128a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001294:	2305      	movs	r3, #5
 8001296:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001298:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129c:	4619      	mov	r1, r3
 800129e:	4880      	ldr	r0, [pc, #512]	; (80014a0 <HAL_I2S_MspInit+0x2b4>)
 80012a0:	f000 ff0e 	bl	80020c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80012a4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012aa:	2302      	movs	r3, #2
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b2:	2300      	movs	r3, #0
 80012b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012b6:	2305      	movs	r3, #5
 80012b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012be:	4619      	mov	r1, r3
 80012c0:	4878      	ldr	r0, [pc, #480]	; (80014a4 <HAL_I2S_MspInit+0x2b8>)
 80012c2:	f000 fefd 	bl	80020c0 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 80012c6:	4b78      	ldr	r3, [pc, #480]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012c8:	4a78      	ldr	r2, [pc, #480]	; (80014ac <HAL_I2S_MspInit+0x2c0>)
 80012ca:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 80012cc:	4b76      	ldr	r3, [pc, #472]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012ce:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80012d2:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012d4:	4b74      	ldr	r3, [pc, #464]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012da:	4b73      	ldr	r3, [pc, #460]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012dc:	2200      	movs	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012e0:	4b71      	ldr	r3, [pc, #452]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012e6:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012e8:	4b6f      	ldr	r3, [pc, #444]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012ee:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012f0:	4b6d      	ldr	r3, [pc, #436]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012f6:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 80012f8:	4b6b      	ldr	r3, [pc, #428]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 80012fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012fe:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001300:	4b69      	ldr	r3, [pc, #420]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 8001302:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001306:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001308:	4b67      	ldr	r3, [pc, #412]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 800130a:	2200      	movs	r2, #0
 800130c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 800130e:	4866      	ldr	r0, [pc, #408]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 8001310:	f000 fb68 	bl	80019e4 <HAL_DMA_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <HAL_I2S_MspInit+0x132>
    {
      Error_Handler();
 800131a:	f7ff ff11 	bl	8001140 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a61      	ldr	r2, [pc, #388]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 8001322:	63da      	str	r2, [r3, #60]	; 0x3c
 8001324:	4a60      	ldr	r2, [pc, #384]	; (80014a8 <HAL_I2S_MspInit+0x2bc>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800132a:	4b61      	ldr	r3, [pc, #388]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 800132c:	4a61      	ldr	r2, [pc, #388]	; (80014b4 <HAL_I2S_MspInit+0x2c8>)
 800132e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001330:	4b5f      	ldr	r3, [pc, #380]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001332:	2200      	movs	r2, #0
 8001334:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001336:	4b5e      	ldr	r3, [pc, #376]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001338:	2240      	movs	r2, #64	; 0x40
 800133a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133c:	4b5c      	ldr	r3, [pc, #368]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 800133e:	2200      	movs	r2, #0
 8001340:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001342:	4b5b      	ldr	r3, [pc, #364]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001344:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001348:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800134a:	4b59      	ldr	r3, [pc, #356]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 800134c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001350:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001352:	4b57      	ldr	r3, [pc, #348]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001354:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001358:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800135a:	4b55      	ldr	r3, [pc, #340]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 800135c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001360:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001362:	4b53      	ldr	r3, [pc, #332]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001364:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001368:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800136a:	4b51      	ldr	r3, [pc, #324]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 800136c:	2200      	movs	r2, #0
 800136e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001370:	484f      	ldr	r0, [pc, #316]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001372:	f000 fb37 	bl	80019e4 <HAL_DMA_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <HAL_I2S_MspInit+0x194>
    {
      Error_Handler();
 800137c:	f7ff fee0 	bl	8001140 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4a4b      	ldr	r2, [pc, #300]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001384:	639a      	str	r2, [r3, #56]	; 0x38
 8001386:	4a4a      	ldr	r2, [pc, #296]	; (80014b0 <HAL_I2S_MspInit+0x2c4>)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800138c:	e080      	b.n	8001490 <HAL_I2S_MspInit+0x2a4>
  else if(hi2s->Instance==SPI3)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a49      	ldr	r2, [pc, #292]	; (80014b8 <HAL_I2S_MspInit+0x2cc>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d17b      	bne.n	8001490 <HAL_I2S_MspInit+0x2a4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
 800139c:	4b3f      	ldr	r3, [pc, #252]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 800139e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a0:	4a3e      	ldr	r2, [pc, #248]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013a6:	6413      	str	r3, [r2, #64]	; 0x40
 80013a8:	4b3c      	ldr	r3, [pc, #240]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	4b38      	ldr	r3, [pc, #224]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	4a37      	ldr	r2, [pc, #220]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	6313      	str	r3, [r2, #48]	; 0x30
 80013c4:	4b35      	ldr	r3, [pc, #212]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	4b31      	ldr	r3, [pc, #196]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d8:	4a30      	ldr	r2, [pc, #192]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	6313      	str	r3, [r2, #48]	; 0x30
 80013e0:	4b2e      	ldr	r3, [pc, #184]	; (800149c <HAL_I2S_MspInit+0x2b0>)
 80013e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80013ec:	2310      	movs	r3, #16
 80013ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	2302      	movs	r3, #2
 80013f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013fc:	2306      	movs	r3, #6
 80013fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001404:	4619      	mov	r1, r3
 8001406:	482d      	ldr	r0, [pc, #180]	; (80014bc <HAL_I2S_MspInit+0x2d0>)
 8001408:	f000 fe5a 	bl	80020c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800140c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001412:	2302      	movs	r3, #2
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800141e:	2306      	movs	r3, #6
 8001420:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001422:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001426:	4619      	mov	r1, r3
 8001428:	481d      	ldr	r0, [pc, #116]	; (80014a0 <HAL_I2S_MspInit+0x2b4>)
 800142a:	f000 fe49 	bl	80020c0 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800142e:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001430:	4a24      	ldr	r2, [pc, #144]	; (80014c4 <HAL_I2S_MspInit+0x2d8>)
 8001432:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001434:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001436:	2200      	movs	r2, #0
 8001438:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800143a:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001440:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001446:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001448:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800144c:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800144e:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001450:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001454:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001456:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001458:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800145c:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 800145e:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001460:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001464:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001466:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001468:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800146c:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001470:	2200      	movs	r2, #0
 8001472:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8001474:	4812      	ldr	r0, [pc, #72]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001476:	f000 fab5 	bl	80019e4 <HAL_DMA_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <HAL_I2S_MspInit+0x298>
      Error_Handler();
 8001480:	f7ff fe5e 	bl	8001140 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a0e      	ldr	r2, [pc, #56]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 8001488:	63da      	str	r2, [r3, #60]	; 0x3c
 800148a:	4a0d      	ldr	r2, [pc, #52]	; (80014c0 <HAL_I2S_MspInit+0x2d4>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001490:	bf00      	nop
 8001492:	3738      	adds	r7, #56	; 0x38
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40003800 	.word	0x40003800
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020800 	.word	0x40020800
 80014a4:	40020400 	.word	0x40020400
 80014a8:	20008814 	.word	0x20008814
 80014ac:	40026058 	.word	0x40026058
 80014b0:	20008874 	.word	0x20008874
 80014b4:	40026070 	.word	0x40026070
 80014b8:	40003c00 	.word	0x40003c00
 80014bc:	40020000 	.word	0x40020000
 80014c0:	200088d4 	.word	0x200088d4
 80014c4:	40026010 	.word	0x40026010

080014c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <HardFault_Handler+0x4>

080014dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <MemManage_Handler+0x4>

080014e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <BusFault_Handler+0x4>

080014e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <UsageFault_Handler+0x4>

080014ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800151c:	f000 f8f2 	bl	8001704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}

08001524 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001528:	4802      	ldr	r0, [pc, #8]	; (8001534 <DMA1_Stream0_IRQHandler+0x10>)
 800152a:	f000 fb61 	bl	8001bf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	200088d4 	.word	0x200088d4

08001538 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 800153c:	4802      	ldr	r0, [pc, #8]	; (8001548 <DMA1_Stream3_IRQHandler+0x10>)
 800153e:	f000 fb57 	bl	8001bf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20008814 	.word	0x20008814

0800154c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001550:	4802      	ldr	r0, [pc, #8]	; (800155c <DMA1_Stream4_IRQHandler+0x10>)
 8001552:	f000 fb4d 	bl	8001bf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20008874 	.word	0x20008874

08001560 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001564:	4802      	ldr	r0, [pc, #8]	; (8001570 <OTG_FS_IRQHandler+0x10>)
 8001566:	f002 f8ed 	bl	8003744 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20008fec 	.word	0x20008fec

08001574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800157c:	4a14      	ldr	r2, [pc, #80]	; (80015d0 <_sbrk+0x5c>)
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <_sbrk+0x60>)
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001588:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <_sbrk+0x64>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d102      	bne.n	8001596 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <_sbrk+0x64>)
 8001592:	4a12      	ldr	r2, [pc, #72]	; (80015dc <_sbrk+0x68>)
 8001594:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001596:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <_sbrk+0x64>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4413      	add	r3, r2
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d207      	bcs.n	80015b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015a4:	f009 fc22 	bl	800adec <__errno>
 80015a8:	4602      	mov	r2, r0
 80015aa:	230c      	movs	r3, #12
 80015ac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015b2:	e009      	b.n	80015c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ba:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	4a05      	ldr	r2, [pc, #20]	; (80015d8 <_sbrk+0x64>)
 80015c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015c6:	68fb      	ldr	r3, [r7, #12]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3718      	adds	r7, #24
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20020000 	.word	0x20020000
 80015d4:	00000400 	.word	0x00000400
 80015d8:	20000774 	.word	0x20000774
 80015dc:	200093f8 	.word	0x200093f8

080015e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <SystemInit+0x28>)
 80015e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ea:	4a07      	ldr	r2, [pc, #28]	; (8001608 <SystemInit+0x28>)
 80015ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <SystemInit+0x28>)
 80015f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015fa:	609a      	str	r2, [r3, #8]
#endif
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800160c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001644 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001610:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001612:	e003      	b.n	800161c <LoopCopyDataInit>

08001614 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001616:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001618:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800161a:	3104      	adds	r1, #4

0800161c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800161c:	480b      	ldr	r0, [pc, #44]	; (800164c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001620:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001622:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001624:	d3f6      	bcc.n	8001614 <CopyDataInit>
  ldr  r2, =_sbss
 8001626:	4a0b      	ldr	r2, [pc, #44]	; (8001654 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001628:	e002      	b.n	8001630 <LoopFillZerobss>

0800162a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800162a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800162c:	f842 3b04 	str.w	r3, [r2], #4

08001630 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001632:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001634:	d3f9      	bcc.n	800162a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001636:	f7ff ffd3 	bl	80015e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800163a:	f009 fbdd 	bl	800adf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800163e:	f7ff f9bb 	bl	80009b8 <main>
  bx  lr    
 8001642:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001644:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001648:	0800ce84 	.word	0x0800ce84
  ldr  r0, =_sdata
 800164c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001650:	20000754 	.word	0x20000754
  ldr  r2, =_sbss
 8001654:	20000754 	.word	0x20000754
  ldr  r3, = _ebss
 8001658:	200093f8 	.word	0x200093f8

0800165c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC_IRQHandler>
	...

08001660 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001664:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <HAL_Init+0x40>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0d      	ldr	r2, [pc, #52]	; (80016a0 <HAL_Init+0x40>)
 800166a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800166e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001670:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <HAL_Init+0x40>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a0a      	ldr	r2, [pc, #40]	; (80016a0 <HAL_Init+0x40>)
 8001676:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800167a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800167c:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <HAL_Init+0x40>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a07      	ldr	r2, [pc, #28]	; (80016a0 <HAL_Init+0x40>)
 8001682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001686:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001688:	2003      	movs	r0, #3
 800168a:	f000 f94d 	bl	8001928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168e:	2000      	movs	r0, #0
 8001690:	f000 f808 	bl	80016a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001694:	f7ff fd60 	bl	8001158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023c00 	.word	0x40023c00

080016a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_InitTick+0x54>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b12      	ldr	r3, [pc, #72]	; (80016fc <HAL_InitTick+0x58>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	4619      	mov	r1, r3
 80016b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80016be:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c2:	4618      	mov	r0, r3
 80016c4:	f000 f965 	bl	8001992 <HAL_SYSTICK_Config>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00e      	b.n	80016f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2b0f      	cmp	r3, #15
 80016d6:	d80a      	bhi.n	80016ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d8:	2200      	movs	r2, #0
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016e0:	f000 f92d 	bl	800193e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e4:	4a06      	ldr	r2, [pc, #24]	; (8001700 <HAL_InitTick+0x5c>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	e000      	b.n	80016f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000400 	.word	0x20000400
 80016fc:	20000408 	.word	0x20000408
 8001700:	20000404 	.word	0x20000404

08001704 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <HAL_IncTick+0x20>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	4b06      	ldr	r3, [pc, #24]	; (8001728 <HAL_IncTick+0x24>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4413      	add	r3, r2
 8001714:	4a04      	ldr	r2, [pc, #16]	; (8001728 <HAL_IncTick+0x24>)
 8001716:	6013      	str	r3, [r2, #0]
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	20000408 	.word	0x20000408
 8001728:	200089c4 	.word	0x200089c4

0800172c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  return uwTick;
 8001730:	4b03      	ldr	r3, [pc, #12]	; (8001740 <HAL_GetTick+0x14>)
 8001732:	681b      	ldr	r3, [r3, #0]
}
 8001734:	4618      	mov	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	200089c4 	.word	0x200089c4

08001744 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800174c:	f7ff ffee 	bl	800172c <HAL_GetTick>
 8001750:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800175c:	d005      	beq.n	800176a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <HAL_Delay+0x40>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	461a      	mov	r2, r3
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	4413      	add	r3, r2
 8001768:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800176a:	bf00      	nop
 800176c:	f7ff ffde 	bl	800172c <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	429a      	cmp	r2, r3
 800177a:	d8f7      	bhi.n	800176c <HAL_Delay+0x28>
  {
  }
}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000408 	.word	0x20000408

08001788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017a4:	4013      	ands	r3, r2
 80017a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ba:	4a04      	ldr	r2, [pc, #16]	; (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	60d3      	str	r3, [r2, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <__NVIC_GetPriorityGrouping+0x18>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	f003 0307 	and.w	r3, r3, #7
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	db0b      	blt.n	8001816 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	f003 021f 	and.w	r2, r3, #31
 8001804:	4907      	ldr	r1, [pc, #28]	; (8001824 <__NVIC_EnableIRQ+0x38>)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	095b      	lsrs	r3, r3, #5
 800180c:	2001      	movs	r0, #1
 800180e:	fa00 f202 	lsl.w	r2, r0, r2
 8001812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000e100 	.word	0xe000e100

08001828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	; (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	; (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	; 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
         );
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	; 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f4:	d301      	bcc.n	80018fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f6:	2301      	movs	r3, #1
 80018f8:	e00f      	b.n	800191a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018fa:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <SysTick_Config+0x40>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3b01      	subs	r3, #1
 8001900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001902:	210f      	movs	r1, #15
 8001904:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001908:	f7ff ff8e 	bl	8001828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <SysTick_Config+0x40>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001912:	4b04      	ldr	r3, [pc, #16]	; (8001924 <SysTick_Config+0x40>)
 8001914:	2207      	movs	r2, #7
 8001916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	e000e010 	.word	0xe000e010

08001928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ff29 	bl	8001788 <__NVIC_SetPriorityGrouping>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193e:	b580      	push	{r7, lr}
 8001940:	b086      	sub	sp, #24
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001950:	f7ff ff3e 	bl	80017d0 <__NVIC_GetPriorityGrouping>
 8001954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	6978      	ldr	r0, [r7, #20]
 800195c:	f7ff ff8e 	bl	800187c <NVIC_EncodePriority>
 8001960:	4602      	mov	r2, r0
 8001962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff5d 	bl	8001828 <__NVIC_SetPriority>
}
 800196e:	bf00      	nop
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff31 	bl	80017ec <__NVIC_EnableIRQ>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffa2 	bl	80018e4 <SysTick_Config>
 80019a0:	4603      	mov	r3, r0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e00e      	b.n	80019da <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	795b      	ldrb	r3, [r3, #5]
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d105      	bne.n	80019d2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff fbeb 	bl	80011a8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2201      	movs	r2, #1
 80019d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019f0:	f7ff fe9c 	bl	800172c <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e099      	b.n	8001b34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0201 	bic.w	r2, r2, #1
 8001a1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a20:	e00f      	b.n	8001a42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a22:	f7ff fe83 	bl	800172c <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b05      	cmp	r3, #5
 8001a2e:	d908      	bls.n	8001a42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2220      	movs	r2, #32
 8001a34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2203      	movs	r2, #3
 8001a3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e078      	b.n	8001b34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1e8      	bne.n	8001a22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a58:	697a      	ldr	r2, [r7, #20]
 8001a5a:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <HAL_DMA_Init+0x158>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a98:	2b04      	cmp	r3, #4
 8001a9a:	d107      	bne.n	8001aac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f023 0307 	bic.w	r3, r3, #7
 8001ac2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d117      	bne.n	8001b06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d00e      	beq.n	8001b06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 fa6f 	bl	8001fcc <DMA_CheckFifoParam>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d008      	beq.n	8001b06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2240      	movs	r2, #64	; 0x40
 8001af8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2201      	movs	r2, #1
 8001afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001b02:	2301      	movs	r3, #1
 8001b04:	e016      	b.n	8001b34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 fa26 	bl	8001f60 <DMA_CalcBaseAndBitshift>
 8001b14:	4603      	mov	r3, r0
 8001b16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b1c:	223f      	movs	r2, #63	; 0x3f
 8001b1e:	409a      	lsls	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	f010803f 	.word	0xf010803f

08001b40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
 8001b4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d101      	bne.n	8001b66 <HAL_DMA_Start_IT+0x26>
 8001b62:	2302      	movs	r3, #2
 8001b64:	e040      	b.n	8001be8 <HAL_DMA_Start_IT+0xa8>
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d12f      	bne.n	8001bda <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f000 f9b8 	bl	8001f04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b98:	223f      	movs	r2, #63	; 0x3f
 8001b9a:	409a      	lsls	r2, r3
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f042 0216 	orr.w	r2, r2, #22
 8001bae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d007      	beq.n	8001bc8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f042 0208 	orr.w	r2, r2, #8
 8001bc6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f042 0201 	orr.w	r2, r2, #1
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	e005      	b.n	8001be6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001be2:	2302      	movs	r3, #2
 8001be4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001bfc:	4b92      	ldr	r3, [pc, #584]	; (8001e48 <HAL_DMA_IRQHandler+0x258>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a92      	ldr	r2, [pc, #584]	; (8001e4c <HAL_DMA_IRQHandler+0x25c>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	0a9b      	lsrs	r3, r3, #10
 8001c08:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1a:	2208      	movs	r2, #8
 8001c1c:	409a      	lsls	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	4013      	ands	r3, r2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d01a      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d013      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0204 	bic.w	r2, r2, #4
 8001c42:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c48:	2208      	movs	r2, #8
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c54:	f043 0201 	orr.w	r2, r3, #1
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c60:	2201      	movs	r2, #1
 8001c62:	409a      	lsls	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	4013      	ands	r3, r2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d012      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00b      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c7e:	2201      	movs	r2, #1
 8001c80:	409a      	lsls	r2, r3
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8a:	f043 0202 	orr.w	r2, r3, #2
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c96:	2204      	movs	r2, #4
 8001c98:	409a      	lsls	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d012      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00b      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb4:	2204      	movs	r2, #4
 8001cb6:	409a      	lsls	r2, r3
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc0:	f043 0204 	orr.w	r2, r3, #4
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ccc:	2210      	movs	r2, #16
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d043      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d03c      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cea:	2210      	movs	r2, #16
 8001cec:	409a      	lsls	r2, r3
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d018      	beq.n	8001d32 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d108      	bne.n	8001d20 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d024      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	4798      	blx	r3
 8001d1e:	e01f      	b.n	8001d60 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d01b      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	4798      	blx	r3
 8001d30:	e016      	b.n	8001d60 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d107      	bne.n	8001d50 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0208 	bic.w	r2, r2, #8
 8001d4e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d64:	2220      	movs	r2, #32
 8001d66:	409a      	lsls	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 808e 	beq.w	8001e8e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 8086 	beq.w	8001e8e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d86:	2220      	movs	r2, #32
 8001d88:	409a      	lsls	r2, r3
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b05      	cmp	r3, #5
 8001d98:	d136      	bne.n	8001e08 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 0216 	bic.w	r2, r2, #22
 8001da8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	695a      	ldr	r2, [r3, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001db8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d103      	bne.n	8001dca <HAL_DMA_IRQHandler+0x1da>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d007      	beq.n	8001dda <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f022 0208 	bic.w	r2, r2, #8
 8001dd8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dde:	223f      	movs	r2, #63	; 0x3f
 8001de0:	409a      	lsls	r2, r3
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d07d      	beq.n	8001efa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	4798      	blx	r3
        }
        return;
 8001e06:	e078      	b.n	8001efa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d01c      	beq.n	8001e50 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d108      	bne.n	8001e36 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d030      	beq.n	8001e8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	4798      	blx	r3
 8001e34:	e02b      	b.n	8001e8e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d027      	beq.n	8001e8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	4798      	blx	r3
 8001e46:	e022      	b.n	8001e8e <HAL_DMA_IRQHandler+0x29e>
 8001e48:	20000400 	.word	0x20000400
 8001e4c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d10f      	bne.n	8001e7e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0210 	bic.w	r2, r2, #16
 8001e6c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d032      	beq.n	8001efc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d022      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2205      	movs	r2, #5
 8001ea6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f022 0201 	bic.w	r2, r2, #1
 8001eb8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d307      	bcc.n	8001ed6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1f2      	bne.n	8001eba <HAL_DMA_IRQHandler+0x2ca>
 8001ed4:	e000      	b.n	8001ed8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001ed6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d005      	beq.n	8001efc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	4798      	blx	r3
 8001ef8:	e000      	b.n	8001efc <HAL_DMA_IRQHandler+0x30c>
        return;
 8001efa:	bf00      	nop
    }
  }
}
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop

08001f04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
 8001f10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b40      	cmp	r3, #64	; 0x40
 8001f30:	d108      	bne.n	8001f44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f42:	e007      	b.n	8001f54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68ba      	ldr	r2, [r7, #8]
 8001f4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	60da      	str	r2, [r3, #12]
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	3b10      	subs	r3, #16
 8001f70:	4a14      	ldr	r2, [pc, #80]	; (8001fc4 <DMA_CalcBaseAndBitshift+0x64>)
 8001f72:	fba2 2303 	umull	r2, r3, r2, r3
 8001f76:	091b      	lsrs	r3, r3, #4
 8001f78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f7a:	4a13      	ldr	r2, [pc, #76]	; (8001fc8 <DMA_CalcBaseAndBitshift+0x68>)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4413      	add	r3, r2
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	461a      	mov	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d909      	bls.n	8001fa2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001f96:	f023 0303 	bic.w	r3, r3, #3
 8001f9a:	1d1a      	adds	r2, r3, #4
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	659a      	str	r2, [r3, #88]	; 0x58
 8001fa0:	e007      	b.n	8001fb2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001faa:	f023 0303 	bic.w	r3, r3, #3
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	aaaaaaab 	.word	0xaaaaaaab
 8001fc8:	0800cc8c 	.word	0x0800cc8c

08001fcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fdc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d11f      	bne.n	8002026 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	2b03      	cmp	r3, #3
 8001fea:	d855      	bhi.n	8002098 <DMA_CheckFifoParam+0xcc>
 8001fec:	a201      	add	r2, pc, #4	; (adr r2, 8001ff4 <DMA_CheckFifoParam+0x28>)
 8001fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff2:	bf00      	nop
 8001ff4:	08002005 	.word	0x08002005
 8001ff8:	08002017 	.word	0x08002017
 8001ffc:	08002005 	.word	0x08002005
 8002000:	08002099 	.word	0x08002099
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d045      	beq.n	800209c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002014:	e042      	b.n	800209c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800201e:	d13f      	bne.n	80020a0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002024:	e03c      	b.n	80020a0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800202e:	d121      	bne.n	8002074 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2b03      	cmp	r3, #3
 8002034:	d836      	bhi.n	80020a4 <DMA_CheckFifoParam+0xd8>
 8002036:	a201      	add	r2, pc, #4	; (adr r2, 800203c <DMA_CheckFifoParam+0x70>)
 8002038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203c:	0800204d 	.word	0x0800204d
 8002040:	08002053 	.word	0x08002053
 8002044:	0800204d 	.word	0x0800204d
 8002048:	08002065 	.word	0x08002065
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	73fb      	strb	r3, [r7, #15]
      break;
 8002050:	e02f      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002056:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d024      	beq.n	80020a8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002062:	e021      	b.n	80020a8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002068:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800206c:	d11e      	bne.n	80020ac <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002072:	e01b      	b.n	80020ac <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d902      	bls.n	8002080 <DMA_CheckFifoParam+0xb4>
 800207a:	2b03      	cmp	r3, #3
 800207c:	d003      	beq.n	8002086 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800207e:	e018      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	73fb      	strb	r3, [r7, #15]
      break;
 8002084:	e015      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00e      	beq.n	80020b0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	73fb      	strb	r3, [r7, #15]
      break;
 8002096:	e00b      	b.n	80020b0 <DMA_CheckFifoParam+0xe4>
      break;
 8002098:	bf00      	nop
 800209a:	e00a      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      break;
 800209c:	bf00      	nop
 800209e:	e008      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      break;
 80020a0:	bf00      	nop
 80020a2:	e006      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      break;
 80020a4:	bf00      	nop
 80020a6:	e004      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      break;
 80020a8:	bf00      	nop
 80020aa:	e002      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      break;   
 80020ac:	bf00      	nop
 80020ae:	e000      	b.n	80020b2 <DMA_CheckFifoParam+0xe6>
      break;
 80020b0:	bf00      	nop
    }
  } 
  
  return status; 
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	; 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020d6:	2300      	movs	r3, #0
 80020d8:	61fb      	str	r3, [r7, #28]
 80020da:	e16b      	b.n	80023b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020dc:	2201      	movs	r2, #1
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	697a      	ldr	r2, [r7, #20]
 80020ec:	4013      	ands	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	f040 815a 	bne.w	80023ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d00b      	beq.n	800211a <HAL_GPIO_Init+0x5a>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d007      	beq.n	800211a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800210e:	2b11      	cmp	r3, #17
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b12      	cmp	r3, #18
 8002118:	d130      	bne.n	800217c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	2203      	movs	r2, #3
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4013      	ands	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002150:	2201      	movs	r2, #1
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4013      	ands	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f003 0201 	and.w	r2, r3, #1
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d003      	beq.n	80021bc <HAL_GPIO_Init+0xfc>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b12      	cmp	r3, #18
 80021ba:	d123      	bne.n	8002204 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	08da      	lsrs	r2, r3, #3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3208      	adds	r2, #8
 80021c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	220f      	movs	r2, #15
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	43db      	mvns	r3, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4013      	ands	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	08da      	lsrs	r2, r3, #3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3208      	adds	r2, #8
 80021fe:	69b9      	ldr	r1, [r7, #24]
 8002200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	2203      	movs	r2, #3
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0203 	and.w	r2, r3, #3
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	f000 80b4 	beq.w	80023ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	4b5f      	ldr	r3, [pc, #380]	; (80023c8 <HAL_GPIO_Init+0x308>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	4a5e      	ldr	r2, [pc, #376]	; (80023c8 <HAL_GPIO_Init+0x308>)
 8002250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002254:	6453      	str	r3, [r2, #68]	; 0x44
 8002256:	4b5c      	ldr	r3, [pc, #368]	; (80023c8 <HAL_GPIO_Init+0x308>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002262:	4a5a      	ldr	r2, [pc, #360]	; (80023cc <HAL_GPIO_Init+0x30c>)
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	089b      	lsrs	r3, r3, #2
 8002268:	3302      	adds	r3, #2
 800226a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800226e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	220f      	movs	r2, #15
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4013      	ands	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a51      	ldr	r2, [pc, #324]	; (80023d0 <HAL_GPIO_Init+0x310>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d02b      	beq.n	80022e6 <HAL_GPIO_Init+0x226>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a50      	ldr	r2, [pc, #320]	; (80023d4 <HAL_GPIO_Init+0x314>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d025      	beq.n	80022e2 <HAL_GPIO_Init+0x222>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a4f      	ldr	r2, [pc, #316]	; (80023d8 <HAL_GPIO_Init+0x318>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d01f      	beq.n	80022de <HAL_GPIO_Init+0x21e>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a4e      	ldr	r2, [pc, #312]	; (80023dc <HAL_GPIO_Init+0x31c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d019      	beq.n	80022da <HAL_GPIO_Init+0x21a>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a4d      	ldr	r2, [pc, #308]	; (80023e0 <HAL_GPIO_Init+0x320>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d013      	beq.n	80022d6 <HAL_GPIO_Init+0x216>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a4c      	ldr	r2, [pc, #304]	; (80023e4 <HAL_GPIO_Init+0x324>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d00d      	beq.n	80022d2 <HAL_GPIO_Init+0x212>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a4b      	ldr	r2, [pc, #300]	; (80023e8 <HAL_GPIO_Init+0x328>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d007      	beq.n	80022ce <HAL_GPIO_Init+0x20e>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a4a      	ldr	r2, [pc, #296]	; (80023ec <HAL_GPIO_Init+0x32c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d101      	bne.n	80022ca <HAL_GPIO_Init+0x20a>
 80022c6:	2307      	movs	r3, #7
 80022c8:	e00e      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022ca:	2308      	movs	r3, #8
 80022cc:	e00c      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022ce:	2306      	movs	r3, #6
 80022d0:	e00a      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022d2:	2305      	movs	r3, #5
 80022d4:	e008      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022d6:	2304      	movs	r3, #4
 80022d8:	e006      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022da:	2303      	movs	r3, #3
 80022dc:	e004      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022de:	2302      	movs	r3, #2
 80022e0:	e002      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <HAL_GPIO_Init+0x228>
 80022e6:	2300      	movs	r3, #0
 80022e8:	69fa      	ldr	r2, [r7, #28]
 80022ea:	f002 0203 	and.w	r2, r2, #3
 80022ee:	0092      	lsls	r2, r2, #2
 80022f0:	4093      	lsls	r3, r2
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022f8:	4934      	ldr	r1, [pc, #208]	; (80023cc <HAL_GPIO_Init+0x30c>)
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	089b      	lsrs	r3, r3, #2
 80022fe:	3302      	adds	r3, #2
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002306:	4b3a      	ldr	r3, [pc, #232]	; (80023f0 <HAL_GPIO_Init+0x330>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	43db      	mvns	r3, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4013      	ands	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800232a:	4a31      	ldr	r2, [pc, #196]	; (80023f0 <HAL_GPIO_Init+0x330>)
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002330:	4b2f      	ldr	r3, [pc, #188]	; (80023f0 <HAL_GPIO_Init+0x330>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002354:	4a26      	ldr	r2, [pc, #152]	; (80023f0 <HAL_GPIO_Init+0x330>)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800235a:	4b25      	ldr	r3, [pc, #148]	; (80023f0 <HAL_GPIO_Init+0x330>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	43db      	mvns	r3, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4013      	ands	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800237e:	4a1c      	ldr	r2, [pc, #112]	; (80023f0 <HAL_GPIO_Init+0x330>)
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002384:	4b1a      	ldr	r3, [pc, #104]	; (80023f0 <HAL_GPIO_Init+0x330>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023a8:	4a11      	ldr	r2, [pc, #68]	; (80023f0 <HAL_GPIO_Init+0x330>)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3301      	adds	r3, #1
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	2b0f      	cmp	r3, #15
 80023b8:	f67f ae90 	bls.w	80020dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023bc:	bf00      	nop
 80023be:	3724      	adds	r7, #36	; 0x24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40013800 	.word	0x40013800
 80023d0:	40020000 	.word	0x40020000
 80023d4:	40020400 	.word	0x40020400
 80023d8:	40020800 	.word	0x40020800
 80023dc:	40020c00 	.word	0x40020c00
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40021400 	.word	0x40021400
 80023e8:	40021800 	.word	0x40021800
 80023ec:	40021c00 	.word	0x40021c00
 80023f0:	40013c00 	.word	0x40013c00

080023f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691a      	ldr	r2, [r3, #16]
 8002404:	887b      	ldrh	r3, [r7, #2]
 8002406:	4013      	ands	r3, r2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d002      	beq.n	8002412 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	e001      	b.n	8002416 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002412:	2300      	movs	r3, #0
 8002414:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002416:	7bfb      	ldrb	r3, [r7, #15]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	807b      	strh	r3, [r7, #2]
 8002430:	4613      	mov	r3, r2
 8002432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002434:	787b      	ldrb	r3, [r7, #1]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800243a:	887a      	ldrh	r2, [r7, #2]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002440:	e003      	b.n	800244a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002442:	887b      	ldrh	r3, [r7, #2]
 8002444:	041a      	lsls	r2, r3, #16
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	619a      	str	r2, [r3, #24]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	695a      	ldr	r2, [r3, #20]
 8002466:	887b      	ldrh	r3, [r7, #2]
 8002468:	401a      	ands	r2, r3
 800246a:	887b      	ldrh	r3, [r7, #2]
 800246c:	429a      	cmp	r2, r3
 800246e:	d104      	bne.n	800247a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002470:	887b      	ldrh	r3, [r7, #2]
 8002472:	041a      	lsls	r2, r3, #16
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002478:	e002      	b.n	8002480 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800247a:	887a      	ldrh	r2, [r7, #2]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	619a      	str	r2, [r3, #24]
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e128      	b.n	80026f0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d109      	bne.n	80024be <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a90      	ldr	r2, [pc, #576]	; (80026f8 <HAL_I2S_Init+0x26c>)
 80024b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7fe fe97 	bl	80011ec <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2202      	movs	r2, #2
 80024c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	6812      	ldr	r2, [r2, #0]
 80024d0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80024d4:	f023 030f 	bic.w	r3, r3, #15
 80024d8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2202      	movs	r2, #2
 80024e0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d060      	beq.n	80025ac <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d102      	bne.n	80024f8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80024f2:	2310      	movs	r3, #16
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	e001      	b.n	80024fc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80024f8:	2320      	movs	r3, #32
 80024fa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b20      	cmp	r3, #32
 8002502:	d802      	bhi.n	800250a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800250a:	2001      	movs	r0, #1
 800250c:	f002 fe6a 	bl	80051e4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002510:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800251a:	d125      	bne.n	8002568 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d010      	beq.n	8002546 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	fbb2 f2f3 	udiv	r2, r2, r3
 800252e:	4613      	mov	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4413      	add	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	461a      	mov	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002540:	3305      	adds	r3, #5
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	e01f      	b.n	8002586 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002550:	4613      	mov	r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4413      	add	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	461a      	mov	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	3305      	adds	r3, #5
 8002564:	613b      	str	r3, [r7, #16]
 8002566:	e00e      	b.n	8002586 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002570:	4613      	mov	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	461a      	mov	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002582:	3305      	adds	r3, #5
 8002584:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	4a5c      	ldr	r2, [pc, #368]	; (80026fc <HAL_I2S_Init+0x270>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	08db      	lsrs	r3, r3, #3
 8002590:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	085b      	lsrs	r3, r3, #1
 80025a2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	021b      	lsls	r3, r3, #8
 80025a8:	61bb      	str	r3, [r7, #24]
 80025aa:	e003      	b.n	80025b4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80025ac:	2302      	movs	r3, #2
 80025ae:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d902      	bls.n	80025c0 <HAL_I2S_Init+0x134>
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	2bff      	cmp	r3, #255	; 0xff
 80025be:	d907      	bls.n	80025d0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c4:	f043 0210 	orr.w	r2, r3, #16
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e08f      	b.n	80026f0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	ea42 0103 	orr.w	r1, r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	69fa      	ldr	r2, [r7, #28]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80025ee:	f023 030f 	bic.w	r3, r3, #15
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6851      	ldr	r1, [r2, #4]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6892      	ldr	r2, [r2, #8]
 80025fa:	4311      	orrs	r1, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	68d2      	ldr	r2, [r2, #12]
 8002600:	4311      	orrs	r1, r2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6992      	ldr	r2, [r2, #24]
 8002606:	430a      	orrs	r2, r1
 8002608:	431a      	orrs	r2, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002612:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d161      	bne.n	80026e0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a38      	ldr	r2, [pc, #224]	; (8002700 <HAL_I2S_Init+0x274>)
 8002620:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a37      	ldr	r2, [pc, #220]	; (8002704 <HAL_I2S_Init+0x278>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d101      	bne.n	8002630 <HAL_I2S_Init+0x1a4>
 800262c:	4b36      	ldr	r3, [pc, #216]	; (8002708 <HAL_I2S_Init+0x27c>)
 800262e:	e001      	b.n	8002634 <HAL_I2S_Init+0x1a8>
 8002630:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6812      	ldr	r2, [r2, #0]
 800263a:	4932      	ldr	r1, [pc, #200]	; (8002704 <HAL_I2S_Init+0x278>)
 800263c:	428a      	cmp	r2, r1
 800263e:	d101      	bne.n	8002644 <HAL_I2S_Init+0x1b8>
 8002640:	4a31      	ldr	r2, [pc, #196]	; (8002708 <HAL_I2S_Init+0x27c>)
 8002642:	e001      	b.n	8002648 <HAL_I2S_Init+0x1bc>
 8002644:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002648:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800264c:	f023 030f 	bic.w	r3, r3, #15
 8002650:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a2b      	ldr	r2, [pc, #172]	; (8002704 <HAL_I2S_Init+0x278>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d101      	bne.n	8002660 <HAL_I2S_Init+0x1d4>
 800265c:	4b2a      	ldr	r3, [pc, #168]	; (8002708 <HAL_I2S_Init+0x27c>)
 800265e:	e001      	b.n	8002664 <HAL_I2S_Init+0x1d8>
 8002660:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002664:	2202      	movs	r2, #2
 8002666:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a25      	ldr	r2, [pc, #148]	; (8002704 <HAL_I2S_Init+0x278>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d101      	bne.n	8002676 <HAL_I2S_Init+0x1ea>
 8002672:	4b25      	ldr	r3, [pc, #148]	; (8002708 <HAL_I2S_Init+0x27c>)
 8002674:	e001      	b.n	800267a <HAL_I2S_Init+0x1ee>
 8002676:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002686:	d003      	beq.n	8002690 <HAL_I2S_Init+0x204>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d103      	bne.n	8002698 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002690:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	e001      	b.n	800269c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	b299      	uxth	r1, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80026b2:	4303      	orrs	r3, r0
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	430b      	orrs	r3, r1
 80026b8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80026ba:	4313      	orrs	r3, r2
 80026bc:	b29a      	uxth	r2, r3
 80026be:	897b      	ldrh	r3, [r7, #10]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026c8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a0d      	ldr	r2, [pc, #52]	; (8002704 <HAL_I2S_Init+0x278>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d101      	bne.n	80026d8 <HAL_I2S_Init+0x24c>
 80026d4:	4b0c      	ldr	r3, [pc, #48]	; (8002708 <HAL_I2S_Init+0x27c>)
 80026d6:	e001      	b.n	80026dc <HAL_I2S_Init+0x250>
 80026d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80026dc:	897a      	ldrh	r2, [r7, #10]
 80026de:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3720      	adds	r7, #32
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	08002a11 	.word	0x08002a11
 80026fc:	cccccccd 	.word	0xcccccccd
 8002700:	08002e39 	.word	0x08002e39
 8002704:	40003800 	.word	0x40003800
 8002708:	40003400 	.word	0x40003400

0800270c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	4613      	mov	r3, r2
 8002718:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d002      	beq.n	8002726 <HAL_I2S_Receive_DMA+0x1a>
 8002720:	88fb      	ldrh	r3, [r7, #6]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e0a1      	b.n	800286e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b01      	cmp	r3, #1
 8002734:	d101      	bne.n	800273a <HAL_I2S_Receive_DMA+0x2e>
 8002736:	2302      	movs	r3, #2
 8002738:	e099      	b.n	800286e <HAL_I2S_Receive_DMA+0x162>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b01      	cmp	r3, #1
 800274c:	d005      	beq.n	800275a <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8002756:	2302      	movs	r3, #2
 8002758:	e089      	b.n	800286e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2204      	movs	r2, #4
 800275e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2200      	movs	r2, #0
 8002766:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d002      	beq.n	8002786 <HAL_I2S_Receive_DMA+0x7a>
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	2b05      	cmp	r3, #5
 8002784:	d10a      	bne.n	800279c <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002786:	88fb      	ldrh	r3, [r7, #6]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	b29a      	uxth	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002790:	88fb      	ldrh	r3, [r7, #6]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	b29a      	uxth	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	865a      	strh	r2, [r3, #50]	; 0x32
 800279a:	e005      	b.n	80027a8 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	88fa      	ldrh	r2, [r7, #6]
 80027a0:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	88fa      	ldrh	r2, [r7, #6]
 80027a6:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ac:	4a32      	ldr	r2, [pc, #200]	; (8002878 <HAL_I2S_Receive_DMA+0x16c>)
 80027ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b4:	4a31      	ldr	r2, [pc, #196]	; (800287c <HAL_I2S_Receive_DMA+0x170>)
 80027b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027bc:	4a30      	ldr	r2, [pc, #192]	; (8002880 <HAL_I2S_Receive_DMA+0x174>)
 80027be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027ce:	d10a      	bne.n	80027e6 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80027d0:	2300      	movs	r3, #0
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	613b      	str	r3, [r7, #16]
 80027e4:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	330c      	adds	r3, #12
 80027f0:	4619      	mov	r1, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f6:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80027fc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80027fe:	f7ff f99f 	bl	8001b40 <HAL_DMA_Start_IT>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d00f      	beq.n	8002828 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280c:	f043 0208 	orr.w	r2, r3, #8
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e022      	b.n	800286e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002832:	2b00      	cmp	r3, #0
 8002834:	d107      	bne.n	8002846 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	69da      	ldr	r2, [r3, #28]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002844:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d107      	bne.n	8002864 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0201 	orr.w	r2, r2, #1
 8002862:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	080028ef 	.word	0x080028ef
 800287c:	080028ad 	.word	0x080028ad
 8002880:	0800290b 	.word	0x0800290b

08002884 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10e      	bne.n	80028e0 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0201 	bic.w	r2, r2, #1
 80028d0:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f7fe fc19 	bl	8001118 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b084      	sub	sp, #16
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7fe fbf7 	bl	80010f0 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002916:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0203 	bic.w	r2, r2, #3
 8002926:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002940:	f043 0208 	orr.w	r2, r3, #8
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f7ff ffa5 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800294e:	bf00      	nop
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002962:	881a      	ldrh	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296e:	1c9a      	adds	r2, r3, #2
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002978:	b29b      	uxth	r3, r3
 800297a:	3b01      	subs	r3, #1
 800297c:	b29a      	uxth	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002986:	b29b      	uxth	r3, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10e      	bne.n	80029aa <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800299a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff6d 	bl	8002884 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	b292      	uxth	r2, r2
 80029c6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029cc:	1c9a      	adds	r2, r3, #2
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d10e      	bne.n	8002a08 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80029f8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7fe fb88 	bl	8001118 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d13a      	bne.n	8002aa2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d109      	bne.n	8002a4a <I2S_IRQHandler+0x3a>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a40:	2b40      	cmp	r3, #64	; 0x40
 8002a42:	d102      	bne.n	8002a4a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f7ff ffb4 	bl	80029b2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a50:	2b40      	cmp	r3, #64	; 0x40
 8002a52:	d126      	bne.n	8002aa2 <I2S_IRQHandler+0x92>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f003 0320 	and.w	r3, r3, #32
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	d11f      	bne.n	8002aa2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a70:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	613b      	str	r3, [r7, #16]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	613b      	str	r3, [r7, #16]
 8002a86:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a94:	f043 0202 	orr.w	r2, r3, #2
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff fefb 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d136      	bne.n	8002b1c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d109      	bne.n	8002acc <I2S_IRQHandler+0xbc>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac2:	2b80      	cmp	r3, #128	; 0x80
 8002ac4:	d102      	bne.n	8002acc <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff ff45 	bl	8002956 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d122      	bne.n	8002b1c <I2S_IRQHandler+0x10c>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b20      	cmp	r3, #32
 8002ae2:	d11b      	bne.n	8002b1c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002af2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	f043 0204 	orr.w	r2, r3, #4
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff febe 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b1c:	bf00      	nop
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_I2SEx_TransmitReceive_DMA>:
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                                uint16_t Size)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
 8002b30:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d002      	beq.n	8002b50 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b4e:	e160      	b.n	8002e12 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8002b5c:	887b      	ldrh	r3, [r7, #2]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e15a      	b.n	8002e1c <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_I2SEx_TransmitReceive_DMA+0x52>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e152      	b.n	8002e1c <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d002      	beq.n	8002ba2 <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	2b05      	cmp	r3, #5
 8002ba0:	d114      	bne.n	8002bcc <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002bac:	887b      	ldrh	r3, [r7, #2]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8002bb6:	887b      	ldrh	r3, [r7, #2]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002bc0:	887b      	ldrh	r3, [r7, #2]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	b29a      	uxth	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	865a      	strh	r2, [r3, #50]	; 0x32
 8002bca:	e00b      	b.n	8002be4 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	887a      	ldrh	r2, [r7, #2]
 8002bd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	887a      	ldrh	r2, [r7, #2]
 8002bd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	887a      	ldrh	r2, [r7, #2]
 8002bdc:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	887a      	ldrh	r2, [r7, #2]
 8002be2:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2205      	movs	r2, #5
 8002bee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf6:	4a8b      	ldr	r2, [pc, #556]	; (8002e24 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8002bf8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfe:	4a8a      	ldr	r2, [pc, #552]	; (8002e28 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8002c00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c06:	4a89      	ldr	r2, [pc, #548]	; (8002e2c <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8002c08:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0e:	4a85      	ldr	r2, [pc, #532]	; (8002e24 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8002c10:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c16:	4a84      	ldr	r2, [pc, #528]	; (8002e28 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8002c18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c1e:	4a83      	ldr	r2, [pc, #524]	; (8002e2c <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8002c20:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c2c:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c34:	d002      	beq.n	8002c3c <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d16b      	bne.n	8002d14 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8002c3c:	1d3b      	adds	r3, r7, #4
 8002c3e:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a79      	ldr	r2, [pc, #484]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d101      	bne.n	8002c52 <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 8002c4e:	4b79      	ldr	r3, [pc, #484]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002c50:	e001      	b.n	8002c56 <HAL_I2SEx_TransmitReceive_DMA+0x132>
 8002c52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c56:	330c      	adds	r3, #12
 8002c58:	4619      	mov	r1, r3
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	f7fe ff6c 	bl	8001b40 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a70      	ldr	r2, [pc, #448]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_I2SEx_TransmitReceive_DMA+0x152>
 8002c72:	4b70      	ldr	r3, [pc, #448]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002c74:	e001      	b.n	8002c7a <HAL_I2SEx_TransmitReceive_DMA+0x156>
 8002c76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	496b      	ldr	r1, [pc, #428]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002c82:	428b      	cmp	r3, r1
 8002c84:	d101      	bne.n	8002c8a <HAL_I2SEx_TransmitReceive_DMA+0x166>
 8002c86:	4b6b      	ldr	r3, [pc, #428]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002c88:	e001      	b.n	8002c8e <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 8002c8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c8e:	f042 0201 	orr.w	r2, r2, #1
 8002c92:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8002c94:	f107 0308 	add.w	r3, r7, #8
 8002c98:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	6819      	ldr	r1, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	330c      	adds	r3, #12
 8002ca8:	461a      	mov	r2, r3
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	f7fe ff46 	bl	8001b40 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f042 0202 	orr.w	r2, r2, #2
 8002cc2:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cd2:	f000 809e 	beq.w	8002e12 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a55      	ldr	r2, [pc, #340]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d101      	bne.n	8002ce4 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 8002ce0:	4b54      	ldr	r3, [pc, #336]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002ce2:	e001      	b.n	8002ce8 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 8002ce4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ce8:	69da      	ldr	r2, [r3, #28]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4950      	ldr	r1, [pc, #320]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002cf0:	428b      	cmp	r3, r1
 8002cf2:	d101      	bne.n	8002cf8 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8002cf4:	4b4f      	ldr	r3, [pc, #316]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002cf6:	e001      	b.n	8002cfc <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 8002cf8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002cfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d00:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	69da      	ldr	r2, [r3, #28]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d10:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002d12:	e07e      	b.n	8002e12 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d22:	d10a      	bne.n	8002d3a <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002d24:	2300      	movs	r3, #0
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8002d3a:	f107 0308 	add.w	r3, r7, #8
 8002d3e:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	6819      	ldr	r1, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a38      	ldr	r2, [pc, #224]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_I2SEx_TransmitReceive_DMA+0x232>
 8002d52:	4b38      	ldr	r3, [pc, #224]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002d54:	e001      	b.n	8002d5a <HAL_I2SEx_TransmitReceive_DMA+0x236>
 8002d56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d5a:	330c      	adds	r3, #12
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	f7fe feec 	bl	8001b40 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a30      	ldr	r2, [pc, #192]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d101      	bne.n	8002d76 <HAL_I2SEx_TransmitReceive_DMA+0x252>
 8002d72:	4b30      	ldr	r3, [pc, #192]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002d74:	e001      	b.n	8002d7a <HAL_I2SEx_TransmitReceive_DMA+0x256>
 8002d76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	492b      	ldr	r1, [pc, #172]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002d82:	428b      	cmp	r3, r1
 8002d84:	d101      	bne.n	8002d8a <HAL_I2SEx_TransmitReceive_DMA+0x266>
 8002d86:	4b2b      	ldr	r3, [pc, #172]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002d88:	e001      	b.n	8002d8e <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 8002d8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d8e:	f042 0202 	orr.w	r2, r2, #2
 8002d92:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8002d94:	1d3b      	adds	r3, r7, #4
 8002d96:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	330c      	adds	r3, #12
 8002da2:	4619      	mov	r1, r3
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	f7fe fec7 	bl	8001b40 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0201 	orr.w	r2, r2, #1
 8002dc0:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	69db      	ldr	r3, [r3, #28]
 8002dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd0:	d01e      	beq.n	8002e10 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a16      	ldr	r2, [pc, #88]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d101      	bne.n	8002de0 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 8002ddc:	4b15      	ldr	r3, [pc, #84]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002dde:	e001      	b.n	8002de4 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 8002de0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002de4:	69da      	ldr	r2, [r3, #28]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4911      	ldr	r1, [pc, #68]	; (8002e30 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002dec:	428b      	cmp	r3, r1
 8002dee:	d101      	bne.n	8002df4 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 8002df0:	4b10      	ldr	r3, [pc, #64]	; (8002e34 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002df2:	e001      	b.n	8002df8 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 8002df4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002df8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002dfc:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	69da      	ldr	r2, [r3, #28]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e0c:	61da      	str	r2, [r3, #28]
 8002e0e:	e000      	b.n	8002e12 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 8002e10:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 8002e1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3720      	adds	r7, #32
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	080030e1 	.word	0x080030e1
 8002e28:	080030fd 	.word	0x080030fd
 8002e2c:	0800322d 	.word	0x0800322d
 8002e30:	40003800 	.word	0x40003800
 8002e34:	40003400 	.word	0x40003400

08002e38 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4aa2      	ldr	r2, [pc, #648]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d101      	bne.n	8002e56 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002e52:	4ba2      	ldr	r3, [pc, #648]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e54:	e001      	b.n	8002e5a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002e56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a9b      	ldr	r2, [pc, #620]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d101      	bne.n	8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002e70:	4b9a      	ldr	r3, [pc, #616]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e72:	e001      	b.n	8002e78 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002e74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e84:	d004      	beq.n	8002e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f040 8099 	bne.w	8002fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d107      	bne.n	8002eaa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d002      	beq.n	8002eaa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 fa01 	bl	80032ac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d107      	bne.n	8002ec4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 faa4 	bl	800340c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eca:	2b40      	cmp	r3, #64	; 0x40
 8002ecc:	d13a      	bne.n	8002f44 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	f003 0320 	and.w	r3, r3, #32
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d035      	beq.n	8002f44 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a7e      	ldr	r2, [pc, #504]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d101      	bne.n	8002ee6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002ee2:	4b7e      	ldr	r3, [pc, #504]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002ee4:	e001      	b.n	8002eea <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002ee6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4979      	ldr	r1, [pc, #484]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002ef2:	428b      	cmp	r3, r1
 8002ef4:	d101      	bne.n	8002efa <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002ef6:	4b79      	ldr	r3, [pc, #484]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002ef8:	e001      	b.n	8002efe <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002efa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002efe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f02:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f12:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f36:	f043 0202 	orr.w	r2, r3, #2
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7ff fcaa 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	2b08      	cmp	r3, #8
 8002f4c:	f040 80be 	bne.w	80030cc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f003 0320 	and.w	r3, r3, #32
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 80b8 	beq.w	80030cc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	685a      	ldr	r2, [r3, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f6a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a59      	ldr	r2, [pc, #356]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d101      	bne.n	8002f7a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002f76:	4b59      	ldr	r3, [pc, #356]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002f78:	e001      	b.n	8002f7e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002f7a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4954      	ldr	r1, [pc, #336]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002f86:	428b      	cmp	r3, r1
 8002f88:	d101      	bne.n	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002f8a:	4b54      	ldr	r3, [pc, #336]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002f8c:	e001      	b.n	8002f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002f8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f92:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f96:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f98:	2300      	movs	r3, #0
 8002f9a:	60bb      	str	r3, [r7, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	f043 0204 	orr.w	r2, r3, #4
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff fc6c 	bl	8002898 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002fc0:	e084      	b.n	80030cc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d107      	bne.n	8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f99a 	bl	8003310 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d107      	bne.n	8002ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d002      	beq.n	8002ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 f9d9 	bl	80033a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ffc:	2b40      	cmp	r3, #64	; 0x40
 8002ffe:	d12f      	bne.n	8003060 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	2b00      	cmp	r3, #0
 8003008:	d02a      	beq.n	8003060 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003018:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a2e      	ldr	r2, [pc, #184]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d101      	bne.n	8003028 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003024:	4b2d      	ldr	r3, [pc, #180]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003026:	e001      	b.n	800302c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003028:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4929      	ldr	r1, [pc, #164]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003034:	428b      	cmp	r3, r1
 8003036:	d101      	bne.n	800303c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003038:	4b28      	ldr	r3, [pc, #160]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800303a:	e001      	b.n	8003040 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800303c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003040:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003044:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003052:	f043 0202 	orr.w	r2, r3, #2
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fc1c 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	f003 0308 	and.w	r3, r3, #8
 8003066:	2b08      	cmp	r3, #8
 8003068:	d131      	bne.n	80030ce <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	f003 0320 	and.w	r3, r3, #32
 8003070:	2b00      	cmp	r3, #0
 8003072:	d02c      	beq.n	80030ce <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a17      	ldr	r2, [pc, #92]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d101      	bne.n	8003082 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800307e:	4b17      	ldr	r3, [pc, #92]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003080:	e001      	b.n	8003086 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003082:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4912      	ldr	r1, [pc, #72]	; (80030d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800308e:	428b      	cmp	r3, r1
 8003090:	d101      	bne.n	8003096 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003092:	4b12      	ldr	r3, [pc, #72]	; (80030dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003094:	e001      	b.n	800309a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8003096:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800309a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800309e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030ae:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030bc:	f043 0204 	orr.w	r2, r3, #4
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff fbe7 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80030ca:	e000      	b.n	80030ce <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80030cc:	bf00      	nop
}
 80030ce:	bf00      	nop
 80030d0:	3720      	adds	r7, #32
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40003800 	.word	0x40003800
 80030dc:	40003400 	.word	0x40003400

080030e0 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ec:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f7fd ff24 	bl	8000f3c <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80030f4:	bf00      	nop
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003108:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	f040 8084 	bne.w	800321c <I2SEx_TxRxDMACplt+0x120>
  {
    if (hi2s->hdmarx == hdma)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	429a      	cmp	r2, r3
 800311c:	d13c      	bne.n	8003198 <I2SEx_TxRxDMACplt+0x9c>
    {
      /* Disable Rx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800312c:	d006      	beq.n	800313c <I2SEx_TxRxDMACplt+0x40>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	69db      	ldr	r3, [r3, #28]
 8003134:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003138:	2b00      	cmp	r3, #0
 800313a:	d116      	bne.n	800316a <I2SEx_TxRxDMACplt+0x6e>
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a38      	ldr	r2, [pc, #224]	; (8003224 <I2SEx_TxRxDMACplt+0x128>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d101      	bne.n	800314a <I2SEx_TxRxDMACplt+0x4e>
 8003146:	4b38      	ldr	r3, [pc, #224]	; (8003228 <I2SEx_TxRxDMACplt+0x12c>)
 8003148:	e001      	b.n	800314e <I2SEx_TxRxDMACplt+0x52>
 800314a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4933      	ldr	r1, [pc, #204]	; (8003224 <I2SEx_TxRxDMACplt+0x128>)
 8003156:	428b      	cmp	r3, r1
 8003158:	d101      	bne.n	800315e <I2SEx_TxRxDMACplt+0x62>
 800315a:	4b33      	ldr	r3, [pc, #204]	; (8003228 <I2SEx_TxRxDMACplt+0x12c>)
 800315c:	e001      	b.n	8003162 <I2SEx_TxRxDMACplt+0x66>
 800315e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003162:	f022 0201 	bic.w	r2, r2, #1
 8003166:	605a      	str	r2, [r3, #4]
 8003168:	e007      	b.n	800317a <I2SEx_TxRxDMACplt+0x7e>
      }
      else
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0201 	bic.w	r2, r2, #1
 8003178:	605a      	str	r2, [r3, #4]
      }

      hi2s->RxXferCount = 0U;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	865a      	strh	r2, [r3, #50]	; 0x32

      if (hi2s->TxXferCount == 0U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d106      	bne.n	8003198 <I2SEx_TxRxDMACplt+0x9c>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f7fd fef8 	bl	8000f88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }

    if (hi2s->hdmatx == hdma)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d13c      	bne.n	800321c <I2SEx_TxRxDMACplt+0x120>
    {
      /* Disable Tx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031b0:	d006      	beq.n	80031c0 <I2SEx_TxRxDMACplt+0xc4>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d108      	bne.n	80031d2 <I2SEx_TxRxDMACplt+0xd6>
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0202 	bic.w	r2, r2, #2
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	e015      	b.n	80031fe <I2SEx_TxRxDMACplt+0x102>
      }
      else
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a13      	ldr	r2, [pc, #76]	; (8003224 <I2SEx_TxRxDMACplt+0x128>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d101      	bne.n	80031e0 <I2SEx_TxRxDMACplt+0xe4>
 80031dc:	4b12      	ldr	r3, [pc, #72]	; (8003228 <I2SEx_TxRxDMACplt+0x12c>)
 80031de:	e001      	b.n	80031e4 <I2SEx_TxRxDMACplt+0xe8>
 80031e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	490e      	ldr	r1, [pc, #56]	; (8003224 <I2SEx_TxRxDMACplt+0x128>)
 80031ec:	428b      	cmp	r3, r1
 80031ee:	d101      	bne.n	80031f4 <I2SEx_TxRxDMACplt+0xf8>
 80031f0:	4b0d      	ldr	r3, [pc, #52]	; (8003228 <I2SEx_TxRxDMACplt+0x12c>)
 80031f2:	e001      	b.n	80031f8 <I2SEx_TxRxDMACplt+0xfc>
 80031f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031f8:	f022 0202 	bic.w	r2, r2, #2
 80031fc:	605a      	str	r2, [r3, #4]
      }

      hi2s->TxXferCount = 0U;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2s->RxXferCount == 0U)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <I2SEx_TxRxDMACplt+0x120>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f7fd feb6 	bl	8000f88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }
  }
}
 800321c:	bf00      	nop
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40003800 	.word	0x40003800
 8003228:	40003400 	.word	0x40003400

0800322c <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003238:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0203 	bic.w	r2, r2, #3
 8003248:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a15      	ldr	r2, [pc, #84]	; (80032a4 <I2SEx_TxRxDMAError+0x78>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d101      	bne.n	8003258 <I2SEx_TxRxDMAError+0x2c>
 8003254:	4b14      	ldr	r3, [pc, #80]	; (80032a8 <I2SEx_TxRxDMAError+0x7c>)
 8003256:	e001      	b.n	800325c <I2SEx_TxRxDMAError+0x30>
 8003258:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4910      	ldr	r1, [pc, #64]	; (80032a4 <I2SEx_TxRxDMAError+0x78>)
 8003264:	428b      	cmp	r3, r1
 8003266:	d101      	bne.n	800326c <I2SEx_TxRxDMAError+0x40>
 8003268:	4b0f      	ldr	r3, [pc, #60]	; (80032a8 <I2SEx_TxRxDMAError+0x7c>)
 800326a:	e001      	b.n	8003270 <I2SEx_TxRxDMAError+0x44>
 800326c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003270:	f022 0203 	bic.w	r2, r2, #3
 8003274:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328e:	f043 0208 	orr.w	r2, r3, #8
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f7ff fafe 	bl	8002898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800329c:	bf00      	nop
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40003800 	.word	0x40003800
 80032a8:	40003400 	.word	0x40003400

080032ac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b8:	1c99      	adds	r1, r3, #2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6251      	str	r1, [r2, #36]	; 0x24
 80032be:	881a      	ldrh	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d113      	bne.n	8003306 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032ec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d106      	bne.n	8003306 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7fd fe41 	bl	8000f88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003306:	bf00      	nop
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
	...

08003310 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	1c99      	adds	r1, r3, #2
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	6251      	str	r1, [r2, #36]	; 0x24
 8003322:	8819      	ldrh	r1, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a1d      	ldr	r2, [pc, #116]	; (80033a0 <I2SEx_TxISR_I2SExt+0x90>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d101      	bne.n	8003332 <I2SEx_TxISR_I2SExt+0x22>
 800332e:	4b1d      	ldr	r3, [pc, #116]	; (80033a4 <I2SEx_TxISR_I2SExt+0x94>)
 8003330:	e001      	b.n	8003336 <I2SEx_TxISR_I2SExt+0x26>
 8003332:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003336:	460a      	mov	r2, r1
 8003338:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d121      	bne.n	8003396 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a12      	ldr	r2, [pc, #72]	; (80033a0 <I2SEx_TxISR_I2SExt+0x90>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d101      	bne.n	8003360 <I2SEx_TxISR_I2SExt+0x50>
 800335c:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <I2SEx_TxISR_I2SExt+0x94>)
 800335e:	e001      	b.n	8003364 <I2SEx_TxISR_I2SExt+0x54>
 8003360:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	490d      	ldr	r1, [pc, #52]	; (80033a0 <I2SEx_TxISR_I2SExt+0x90>)
 800336c:	428b      	cmp	r3, r1
 800336e:	d101      	bne.n	8003374 <I2SEx_TxISR_I2SExt+0x64>
 8003370:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <I2SEx_TxISR_I2SExt+0x94>)
 8003372:	e001      	b.n	8003378 <I2SEx_TxISR_I2SExt+0x68>
 8003374:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003378:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800337c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003382:	b29b      	uxth	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d106      	bne.n	8003396 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7fd fdf9 	bl	8000f88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003396:	bf00      	nop
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40003800 	.word	0x40003800
 80033a4:	40003400 	.word	0x40003400

080033a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68d8      	ldr	r0, [r3, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ba:	1c99      	adds	r1, r3, #2
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	62d1      	str	r1, [r2, #44]	; 0x2c
 80033c0:	b282      	uxth	r2, r0
 80033c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d113      	bne.n	8003404 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d106      	bne.n	8003404 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7fd fdc2 	bl	8000f88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003404:	bf00      	nop
 8003406:	3708      	adds	r7, #8
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a20      	ldr	r2, [pc, #128]	; (800349c <I2SEx_RxISR_I2SExt+0x90>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d101      	bne.n	8003422 <I2SEx_RxISR_I2SExt+0x16>
 800341e:	4b20      	ldr	r3, [pc, #128]	; (80034a0 <I2SEx_RxISR_I2SExt+0x94>)
 8003420:	e001      	b.n	8003426 <I2SEx_RxISR_I2SExt+0x1a>
 8003422:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003426:	68d8      	ldr	r0, [r3, #12]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342c:	1c99      	adds	r1, r3, #2
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003432:	b282      	uxth	r2, r0
 8003434:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d121      	bne.n	8003492 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a12      	ldr	r2, [pc, #72]	; (800349c <I2SEx_RxISR_I2SExt+0x90>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d101      	bne.n	800345c <I2SEx_RxISR_I2SExt+0x50>
 8003458:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <I2SEx_RxISR_I2SExt+0x94>)
 800345a:	e001      	b.n	8003460 <I2SEx_RxISR_I2SExt+0x54>
 800345c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	490d      	ldr	r1, [pc, #52]	; (800349c <I2SEx_RxISR_I2SExt+0x90>)
 8003468:	428b      	cmp	r3, r1
 800346a:	d101      	bne.n	8003470 <I2SEx_RxISR_I2SExt+0x64>
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <I2SEx_RxISR_I2SExt+0x94>)
 800346e:	e001      	b.n	8003474 <I2SEx_RxISR_I2SExt+0x68>
 8003470:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003474:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003478:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800347e:	b29b      	uxth	r3, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	d106      	bne.n	8003492 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7fd fd7b 	bl	8000f88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40003800 	.word	0x40003800
 80034a0:	40003400 	.word	0x40003400

080034a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80034a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034a6:	b08f      	sub	sp, #60	; 0x3c
 80034a8:	af0a      	add	r7, sp, #40	; 0x28
 80034aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e10f      	b.n	80036d6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d106      	bne.n	80034d6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f005 fa5b 	bl	800898c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2203      	movs	r2, #3
 80034da:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d102      	bne.n	80034f0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f001 ffe6 	bl	80054c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	687e      	ldr	r6, [r7, #4]
 8003502:	466d      	mov	r5, sp
 8003504:	f106 0410 	add.w	r4, r6, #16
 8003508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800350a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800350c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800350e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003510:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003514:	e885 0003 	stmia.w	r5, {r0, r1}
 8003518:	1d33      	adds	r3, r6, #4
 800351a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800351c:	6838      	ldr	r0, [r7, #0]
 800351e:	f001 febd 	bl	800529c <USB_CoreInit>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2202      	movs	r2, #2
 800352c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e0d0      	b.n	80036d6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2100      	movs	r1, #0
 800353a:	4618      	mov	r0, r3
 800353c:	f001 ffd4 	bl	80054e8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003540:	2300      	movs	r3, #0
 8003542:	73fb      	strb	r3, [r7, #15]
 8003544:	e04a      	b.n	80035dc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003546:	7bfa      	ldrb	r2, [r7, #15]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	1a9b      	subs	r3, r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	440b      	add	r3, r1
 8003554:	333d      	adds	r3, #61	; 0x3d
 8003556:	2201      	movs	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800355a:	7bfa      	ldrb	r2, [r7, #15]
 800355c:	6879      	ldr	r1, [r7, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	00db      	lsls	r3, r3, #3
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	333c      	adds	r3, #60	; 0x3c
 800356a:	7bfa      	ldrb	r2, [r7, #15]
 800356c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800356e:	7bfa      	ldrb	r2, [r7, #15]
 8003570:	7bfb      	ldrb	r3, [r7, #15]
 8003572:	b298      	uxth	r0, r3
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	1a9b      	subs	r3, r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	3342      	adds	r3, #66	; 0x42
 8003582:	4602      	mov	r2, r0
 8003584:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003586:	7bfa      	ldrb	r2, [r7, #15]
 8003588:	6879      	ldr	r1, [r7, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	1a9b      	subs	r3, r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	440b      	add	r3, r1
 8003594:	333f      	adds	r3, #63	; 0x3f
 8003596:	2200      	movs	r2, #0
 8003598:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800359a:	7bfa      	ldrb	r2, [r7, #15]
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	1a9b      	subs	r3, r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	3344      	adds	r3, #68	; 0x44
 80035aa:	2200      	movs	r2, #0
 80035ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035ae:	7bfa      	ldrb	r2, [r7, #15]
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	3348      	adds	r3, #72	; 0x48
 80035be:	2200      	movs	r2, #0
 80035c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80035c2:	7bfa      	ldrb	r2, [r7, #15]
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	3350      	adds	r3, #80	; 0x50
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
 80035d8:	3301      	adds	r3, #1
 80035da:	73fb      	strb	r3, [r7, #15]
 80035dc:	7bfa      	ldrb	r2, [r7, #15]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d3af      	bcc.n	8003546 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035e6:	2300      	movs	r3, #0
 80035e8:	73fb      	strb	r3, [r7, #15]
 80035ea:	e044      	b.n	8003676 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80035ec:	7bfa      	ldrb	r2, [r7, #15]
 80035ee:	6879      	ldr	r1, [r7, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	00db      	lsls	r3, r3, #3
 80035f4:	1a9b      	subs	r3, r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	440b      	add	r3, r1
 80035fa:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003602:	7bfa      	ldrb	r2, [r7, #15]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	00db      	lsls	r3, r3, #3
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003614:	7bfa      	ldrb	r2, [r7, #15]
 8003616:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003618:	7bfa      	ldrb	r2, [r7, #15]
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	4613      	mov	r3, r2
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	1a9b      	subs	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800362e:	7bfa      	ldrb	r2, [r7, #15]
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	440b      	add	r3, r1
 800363c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003644:	7bfa      	ldrb	r2, [r7, #15]
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	1a9b      	subs	r3, r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003656:	2200      	movs	r2, #0
 8003658:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800365a:	7bfa      	ldrb	r2, [r7, #15]
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	4613      	mov	r3, r2
 8003660:	00db      	lsls	r3, r3, #3
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	440b      	add	r3, r1
 8003668:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003670:	7bfb      	ldrb	r3, [r7, #15]
 8003672:	3301      	adds	r3, #1
 8003674:	73fb      	strb	r3, [r7, #15]
 8003676:	7bfa      	ldrb	r2, [r7, #15]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	429a      	cmp	r2, r3
 800367e:	d3b5      	bcc.n	80035ec <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	603b      	str	r3, [r7, #0]
 8003686:	687e      	ldr	r6, [r7, #4]
 8003688:	466d      	mov	r5, sp
 800368a:	f106 0410 	add.w	r4, r6, #16
 800368e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003690:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003696:	e894 0003 	ldmia.w	r4, {r0, r1}
 800369a:	e885 0003 	stmia.w	r5, {r0, r1}
 800369e:	1d33      	adds	r3, r6, #4
 80036a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036a2:	6838      	ldr	r0, [r7, #0]
 80036a4:	f001 ff4a 	bl	800553c <USB_DevInit>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2202      	movs	r2, #2
 80036b2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e00d      	b.n	80036d6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f002 ff92 	bl	80065f8 <USB_DevDisconnect>

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080036de <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b084      	sub	sp, #16
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_PCD_Start+0x1c>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e020      	b.n	800373c <HAL_PCD_Start+0x5e>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003706:	2b01      	cmp	r3, #1
 8003708:	d109      	bne.n	800371e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800370e:	2b01      	cmp	r3, #1
 8003710:	d005      	beq.n	800371e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003716:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f001 febe 	bl	80054a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f002 ff42 	bl	80065b6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003744:	b590      	push	{r4, r7, lr}
 8003746:	b08d      	sub	sp, #52	; 0x34
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f003 f800 	bl	8006760 <USB_GetMode>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	f040 839d 	bne.w	8003ea2 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f002 ff64 	bl	800663a <USB_ReadInterrupts>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 8393 	beq.w	8003ea0 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f002 ff5b 	bl	800663a <USB_ReadInterrupts>
 8003784:	4603      	mov	r3, r0
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b02      	cmp	r3, #2
 800378c:	d107      	bne.n	800379e <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695a      	ldr	r2, [r3, #20]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f002 0202 	and.w	r2, r2, #2
 800379c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f002 ff49 	bl	800663a <USB_ReadInterrupts>
 80037a8:	4603      	mov	r3, r0
 80037aa:	f003 0310 	and.w	r3, r3, #16
 80037ae:	2b10      	cmp	r3, #16
 80037b0:	d161      	bne.n	8003876 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	699a      	ldr	r2, [r3, #24]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0210 	bic.w	r2, r2, #16
 80037c0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80037c2:	6a3b      	ldr	r3, [r7, #32]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	f003 020f 	and.w	r2, r3, #15
 80037ce:	4613      	mov	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	4413      	add	r3, r2
 80037de:	3304      	adds	r3, #4
 80037e0:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	0c5b      	lsrs	r3, r3, #17
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d124      	bne.n	8003838 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d035      	beq.n	8003866 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	091b      	lsrs	r3, r3, #4
 8003802:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003804:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003808:	b29b      	uxth	r3, r3
 800380a:	461a      	mov	r2, r3
 800380c:	6a38      	ldr	r0, [r7, #32]
 800380e:	f002 fdaf 	bl	8006370 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	091b      	lsrs	r3, r3, #4
 800381a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800381e:	441a      	add	r2, r3
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	699a      	ldr	r2, [r3, #24]
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	091b      	lsrs	r3, r3, #4
 800382c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003830:	441a      	add	r2, r3
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	619a      	str	r2, [r3, #24]
 8003836:	e016      	b.n	8003866 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	0c5b      	lsrs	r3, r3, #17
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	2b06      	cmp	r3, #6
 8003842:	d110      	bne.n	8003866 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800384a:	2208      	movs	r2, #8
 800384c:	4619      	mov	r1, r3
 800384e:	6a38      	ldr	r0, [r7, #32]
 8003850:	f002 fd8e 	bl	8006370 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	699a      	ldr	r2, [r3, #24]
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	091b      	lsrs	r3, r3, #4
 800385c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003860:	441a      	add	r2, r3
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	699a      	ldr	r2, [r3, #24]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f042 0210 	orr.w	r2, r2, #16
 8003874:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f002 fedd 	bl	800663a <USB_ReadInterrupts>
 8003880:	4603      	mov	r3, r0
 8003882:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003886:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800388a:	d16e      	bne.n	800396a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f002 fee3 	bl	8006660 <USB_ReadDevAllOutEpInterrupt>
 800389a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800389c:	e062      	b.n	8003964 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800389e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d057      	beq.n	8003958 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f002 ff08 	bl	80066c8 <USB_ReadDevOutEPInterrupt>
 80038b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00c      	beq.n	80038de <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	015a      	lsls	r2, r3, #5
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	4413      	add	r3, r2
 80038cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038d0:	461a      	mov	r2, r3
 80038d2:	2301      	movs	r3, #1
 80038d4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80038d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 fdb1 	bl	8004440 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f003 0308 	and.w	r3, r3, #8
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00c      	beq.n	8003902 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	015a      	lsls	r2, r3, #5
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038f4:	461a      	mov	r2, r3
 80038f6:	2308      	movs	r3, #8
 80038f8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80038fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 feab 	bl	8004658 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f003 0310 	and.w	r3, r3, #16
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	4413      	add	r3, r2
 8003914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003918:	461a      	mov	r2, r3
 800391a:	2310      	movs	r3, #16
 800391c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f003 0320 	and.w	r3, r3, #32
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	4413      	add	r3, r2
 8003930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003934:	461a      	mov	r2, r3
 8003936:	2320      	movs	r3, #32
 8003938:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d009      	beq.n	8003958 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003946:	015a      	lsls	r2, r3, #5
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	4413      	add	r3, r2
 800394c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003950:	461a      	mov	r2, r3
 8003952:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003956:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	3301      	adds	r3, #1
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800395e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003960:	085b      	lsrs	r3, r3, #1
 8003962:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003966:	2b00      	cmp	r3, #0
 8003968:	d199      	bne.n	800389e <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f002 fe63 	bl	800663a <USB_ReadInterrupts>
 8003974:	4603      	mov	r3, r0
 8003976:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800397a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800397e:	f040 80c0 	bne.w	8003b02 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f002 fe84 	bl	8006694 <USB_ReadDevAllInEpInterrupt>
 800398c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800398e:	2300      	movs	r3, #0
 8003990:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003992:	e0b2      	b.n	8003afa <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 80a7 	beq.w	8003aee <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	4611      	mov	r1, r2
 80039aa:	4618      	mov	r0, r3
 80039ac:	f002 feaa 	bl	8006704 <USB_ReadDevInEPInterrupt>
 80039b0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d057      	beq.n	8003a6c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80039bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	2201      	movs	r2, #1
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	43db      	mvns	r3, r3
 80039d6:	69f9      	ldr	r1, [r7, #28]
 80039d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80039dc:	4013      	ands	r3, r2
 80039de:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	015a      	lsls	r2, r3, #5
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	4413      	add	r3, r2
 80039e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ec:	461a      	mov	r2, r3
 80039ee:	2301      	movs	r3, #1
 80039f0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d132      	bne.n	8003a60 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fe:	4613      	mov	r3, r2
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	1a9b      	subs	r3, r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	440b      	add	r3, r1
 8003a08:	3348      	adds	r3, #72	; 0x48
 8003a0a:	6819      	ldr	r1, [r3, #0]
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a10:	4613      	mov	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	1a9b      	subs	r3, r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4403      	add	r3, r0
 8003a1a:	3344      	adds	r3, #68	; 0x44
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4419      	add	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a24:	4613      	mov	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	1a9b      	subs	r3, r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4403      	add	r3, r0
 8003a2e:	3348      	adds	r3, #72	; 0x48
 8003a30:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d113      	bne.n	8003a60 <HAL_PCD_IRQHandler+0x31c>
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	1a9b      	subs	r3, r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	3350      	adds	r3, #80	; 0x50
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d108      	bne.n	8003a60 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6818      	ldr	r0, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003a58:	461a      	mov	r2, r3
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	f002 feb2 	bl	80067c4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	4619      	mov	r1, r3
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f005 f81f 	bl	8008aaa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f003 0308 	and.w	r3, r3, #8
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d008      	beq.n	8003a88 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a78:	015a      	lsls	r2, r3, #5
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a82:	461a      	mov	r2, r3
 8003a84:	2308      	movs	r3, #8
 8003a86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d008      	beq.n	8003aa4 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a94:	015a      	lsls	r2, r3, #5
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	4413      	add	r3, r2
 8003a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	2310      	movs	r3, #16
 8003aa2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d008      	beq.n	8003ac0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	015a      	lsls	r2, r3, #5
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aba:	461a      	mov	r2, r3
 8003abc:	2340      	movs	r3, #64	; 0x40
 8003abe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d008      	beq.n	8003adc <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2302      	movs	r3, #2
 8003ada:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003ae6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 fc1b 	bl	8004324 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af0:	3301      	adds	r3, #1
 8003af2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af6:	085b      	lsrs	r3, r3, #1
 8003af8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f47f af49 	bne.w	8003994 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f002 fd97 	bl	800663a <USB_ReadInterrupts>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b16:	d122      	bne.n	8003b5e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	69fa      	ldr	r2, [r7, #28]
 8003b22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b26:	f023 0301 	bic.w	r3, r3, #1
 8003b2a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d108      	bne.n	8003b48 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003b3e:	2100      	movs	r1, #0
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 fe27 	bl	8004794 <HAL_PCDEx_LPM_Callback>
 8003b46:	e002      	b.n	8003b4e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f005 f825 	bl	8008b98 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695a      	ldr	r2, [r3, #20]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003b5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f002 fd69 	bl	800663a <USB_ReadInterrupts>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b72:	d112      	bne.n	8003b9a <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d102      	bne.n	8003b8a <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f004 ffe1 	bl	8008b4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	695a      	ldr	r2, [r3, #20]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003b98:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f002 fd4b 	bl	800663a <USB_ReadInterrupts>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003baa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bae:	f040 80c7 	bne.w	8003d40 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	69fa      	ldr	r2, [r7, #28]
 8003bbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bc0:	f023 0301 	bic.w	r3, r3, #1
 8003bc4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2110      	movs	r1, #16
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f001 fe19 	bl	8005804 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bd6:	e056      	b.n	8003c86 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bda:	015a      	lsls	r2, r3, #5
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	4413      	add	r3, r2
 8003be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003be4:	461a      	mov	r2, r3
 8003be6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bea:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bee:	015a      	lsls	r2, r3, #5
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bfc:	0151      	lsls	r1, r2, #5
 8003bfe:	69fa      	ldr	r2, [r7, #28]
 8003c00:	440a      	add	r2, r1
 8003c02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c0a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c0e:	015a      	lsls	r2, r3, #5
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	4413      	add	r3, r2
 8003c14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c1c:	0151      	lsls	r1, r2, #5
 8003c1e:	69fa      	ldr	r2, [r7, #28]
 8003c20:	440a      	add	r2, r1
 8003c22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c2a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003c3e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c50:	0151      	lsls	r1, r2, #5
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	440a      	add	r2, r1
 8003c56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c5e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c62:	015a      	lsls	r2, r3, #5
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c70:	0151      	lsls	r1, r2, #5
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	440a      	add	r2, r1
 8003c76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c7a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c7e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c82:	3301      	adds	r3, #1
 8003c84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d3a3      	bcc.n	8003bd8 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c96:	69db      	ldr	r3, [r3, #28]
 8003c98:	69fa      	ldr	r2, [r7, #28]
 8003c9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c9e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003ca2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d016      	beq.n	8003cda <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cb6:	69fa      	ldr	r2, [r7, #28]
 8003cb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cbc:	f043 030b 	orr.w	r3, r3, #11
 8003cc0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ccc:	69fa      	ldr	r2, [r7, #28]
 8003cce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cd2:	f043 030b 	orr.w	r3, r3, #11
 8003cd6:	6453      	str	r3, [r2, #68]	; 0x44
 8003cd8:	e015      	b.n	8003d06 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	69fa      	ldr	r2, [r7, #28]
 8003ce4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ce8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003cec:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003cf0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	69fa      	ldr	r2, [r7, #28]
 8003cfc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d00:	f043 030b 	orr.w	r3, r3, #11
 8003d04:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d14:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003d18:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6818      	ldr	r0, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f002 fd4a 	bl	80067c4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	695a      	ldr	r2, [r3, #20]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003d3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f002 fc78 	bl	800663a <USB_ReadInterrupts>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d54:	d124      	bne.n	8003da0 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f002 fd0e 	bl	800677c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f001 fdae 	bl	80058c6 <USB_GetDevSpeed>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681c      	ldr	r4, [r3, #0]
 8003d76:	f001 f947 	bl	8005008 <HAL_RCC_GetHCLKFreq>
 8003d7a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	461a      	mov	r2, r3
 8003d84:	4620      	mov	r0, r4
 8003d86:	f001 faeb 	bl	8005360 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f004 feb5 	bl	8008afa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003d9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f002 fc48 	bl	800663a <USB_ReadInterrupts>
 8003daa:	4603      	mov	r3, r0
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d10a      	bne.n	8003dca <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f004 fe92 	bl	8008ade <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	695a      	ldr	r2, [r3, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f002 0208 	and.w	r2, r2, #8
 8003dc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f002 fc33 	bl	800663a <USB_ReadInterrupts>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dde:	d10f      	bne.n	8003e00 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	4619      	mov	r1, r3
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f004 fef4 	bl	8008bd8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003dfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f002 fc18 	bl	800663a <USB_ReadInterrupts>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e14:	d10f      	bne.n	8003e36 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	4619      	mov	r1, r3
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f004 fec7 	bl	8008bb4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695a      	ldr	r2, [r3, #20]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003e34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f002 fbfd 	bl	800663a <USB_ReadInterrupts>
 8003e40:	4603      	mov	r3, r0
 8003e42:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e4a:	d10a      	bne.n	8003e62 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f004 fed5 	bl	8008bfc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695a      	ldr	r2, [r3, #20]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f002 fbe7 	bl	800663a <USB_ReadInterrupts>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d115      	bne.n	8003ea2 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d002      	beq.n	8003e8e <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f004 fec5 	bl	8008c18 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6859      	ldr	r1, [r3, #4]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	605a      	str	r2, [r3, #4]
 8003e9e:	e000      	b.n	8003ea2 <HAL_PCD_IRQHandler+0x75e>
      return;
 8003ea0:	bf00      	nop
    }
  }
}
 8003ea2:	3734      	adds	r7, #52	; 0x34
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd90      	pop	{r4, r7, pc}

08003ea8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d101      	bne.n	8003ec2 <HAL_PCD_SetAddress+0x1a>
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	e013      	b.n	8003eea <HAL_PCD_SetAddress+0x42>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	78fa      	ldrb	r2, [r7, #3]
 8003ed8:	4611      	mov	r1, r2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f002 fb45 	bl	800656a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b084      	sub	sp, #16
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
 8003efa:	4608      	mov	r0, r1
 8003efc:	4611      	mov	r1, r2
 8003efe:	461a      	mov	r2, r3
 8003f00:	4603      	mov	r3, r0
 8003f02:	70fb      	strb	r3, [r7, #3]
 8003f04:	460b      	mov	r3, r1
 8003f06:	803b      	strh	r3, [r7, #0]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	da0f      	bge.n	8003f38 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f18:	78fb      	ldrb	r3, [r7, #3]
 8003f1a:	f003 020f 	and.w	r2, r3, #15
 8003f1e:	4613      	mov	r3, r2
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	3338      	adds	r3, #56	; 0x38
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2201      	movs	r2, #1
 8003f34:	705a      	strb	r2, [r3, #1]
 8003f36:	e00f      	b.n	8003f58 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f38:	78fb      	ldrb	r3, [r7, #3]
 8003f3a:	f003 020f 	and.w	r2, r3, #15
 8003f3e:	4613      	mov	r3, r2
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	1a9b      	subs	r3, r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	3304      	adds	r3, #4
 8003f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	f003 030f 	and.w	r3, r3, #15
 8003f5e:	b2da      	uxtb	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003f64:	883a      	ldrh	r2, [r7, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	78ba      	ldrb	r2, [r7, #2]
 8003f6e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	785b      	ldrb	r3, [r3, #1]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d004      	beq.n	8003f82 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003f82:	78bb      	ldrb	r3, [r7, #2]
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d102      	bne.n	8003f8e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <HAL_PCD_EP_Open+0xaa>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e00e      	b.n	8003fba <HAL_PCD_EP_Open+0xc8>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68f9      	ldr	r1, [r7, #12]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f001 fcb0 	bl	8005910 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003fb8:	7afb      	ldrb	r3, [r7, #11]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
 8003fca:	460b      	mov	r3, r1
 8003fcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	da0f      	bge.n	8003ff6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fd6:	78fb      	ldrb	r3, [r7, #3]
 8003fd8:	f003 020f 	and.w	r2, r3, #15
 8003fdc:	4613      	mov	r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	3338      	adds	r3, #56	; 0x38
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	4413      	add	r3, r2
 8003fea:	3304      	adds	r3, #4
 8003fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	705a      	strb	r2, [r3, #1]
 8003ff4:	e00f      	b.n	8004016 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ff6:	78fb      	ldrb	r3, [r7, #3]
 8003ff8:	f003 020f 	and.w	r2, r3, #15
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	4413      	add	r3, r2
 800400c:	3304      	adds	r3, #4
 800400e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004016:	78fb      	ldrb	r3, [r7, #3]
 8004018:	f003 030f 	and.w	r3, r3, #15
 800401c:	b2da      	uxtb	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <HAL_PCD_EP_Close+0x6e>
 800402c:	2302      	movs	r3, #2
 800402e:	e00e      	b.n	800404e <HAL_PCD_EP_Close+0x8c>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68f9      	ldr	r1, [r7, #12]
 800403e:	4618      	mov	r0, r3
 8004040:	f001 fcee 	bl	8005a20 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b086      	sub	sp, #24
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	607a      	str	r2, [r7, #4]
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	460b      	mov	r3, r1
 8004064:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004066:	7afb      	ldrb	r3, [r7, #11]
 8004068:	f003 020f 	and.w	r2, r3, #15
 800406c:	4613      	mov	r3, r2
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	1a9b      	subs	r3, r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4413      	add	r3, r2
 800407c:	3304      	adds	r3, #4
 800407e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	2200      	movs	r2, #0
 8004090:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2200      	movs	r2, #0
 8004096:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004098:	7afb      	ldrb	r3, [r7, #11]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d102      	bne.n	80040b2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040b2:	7afb      	ldrb	r3, [r7, #11]
 80040b4:	f003 030f 	and.w	r3, r3, #15
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d109      	bne.n	80040d0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6818      	ldr	r0, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	461a      	mov	r2, r3
 80040c8:	6979      	ldr	r1, [r7, #20]
 80040ca:	f001 ffc9 	bl	8006060 <USB_EP0StartXfer>
 80040ce:	e008      	b.n	80040e2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6818      	ldr	r0, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	461a      	mov	r2, r3
 80040dc:	6979      	ldr	r1, [r7, #20]
 80040de:	f001 fd7b 	bl	8005bd8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3718      	adds	r7, #24
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	460b      	mov	r3, r1
 80040f6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	f003 020f 	and.w	r2, r3, #15
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	1a9b      	subs	r3, r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800410e:	681b      	ldr	r3, [r3, #0]
}
 8004110:	4618      	mov	r0, r3
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	607a      	str	r2, [r7, #4]
 8004126:	603b      	str	r3, [r7, #0]
 8004128:	460b      	mov	r3, r1
 800412a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800412c:	7afb      	ldrb	r3, [r7, #11]
 800412e:	f003 020f 	and.w	r2, r3, #15
 8004132:	4613      	mov	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	3338      	adds	r3, #56	; 0x38
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	4413      	add	r3, r2
 8004140:	3304      	adds	r3, #4
 8004142:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	2200      	movs	r2, #0
 8004154:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2201      	movs	r2, #1
 800415a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800415c:	7afb      	ldrb	r3, [r7, #11]
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	b2da      	uxtb	r2, r3
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d102      	bne.n	8004176 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004176:	7afb      	ldrb	r3, [r7, #11]
 8004178:	f003 030f 	and.w	r3, r3, #15
 800417c:	2b00      	cmp	r3, #0
 800417e:	d109      	bne.n	8004194 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6818      	ldr	r0, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	461a      	mov	r2, r3
 800418c:	6979      	ldr	r1, [r7, #20]
 800418e:	f001 ff67 	bl	8006060 <USB_EP0StartXfer>
 8004192:	e008      	b.n	80041a6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6818      	ldr	r0, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	b2db      	uxtb	r3, r3
 800419e:	461a      	mov	r2, r3
 80041a0:	6979      	ldr	r1, [r7, #20]
 80041a2:	f001 fd19 	bl	8005bd8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	f003 020f 	and.w	r2, r3, #15
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d901      	bls.n	80041ce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e050      	b.n	8004270 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	da0f      	bge.n	80041f6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041d6:	78fb      	ldrb	r3, [r7, #3]
 80041d8:	f003 020f 	and.w	r2, r3, #15
 80041dc:	4613      	mov	r3, r2
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	1a9b      	subs	r3, r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	3338      	adds	r3, #56	; 0x38
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	4413      	add	r3, r2
 80041ea:	3304      	adds	r3, #4
 80041ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2201      	movs	r2, #1
 80041f2:	705a      	strb	r2, [r3, #1]
 80041f4:	e00d      	b.n	8004212 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041f6:	78fa      	ldrb	r2, [r7, #3]
 80041f8:	4613      	mov	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	4413      	add	r3, r2
 8004208:	3304      	adds	r3, #4
 800420a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2201      	movs	r2, #1
 8004216:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004218:	78fb      	ldrb	r3, [r7, #3]
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	b2da      	uxtb	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800422a:	2b01      	cmp	r3, #1
 800422c:	d101      	bne.n	8004232 <HAL_PCD_EP_SetStall+0x82>
 800422e:	2302      	movs	r3, #2
 8004230:	e01e      	b.n	8004270 <HAL_PCD_EP_SetStall+0xc0>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68f9      	ldr	r1, [r7, #12]
 8004240:	4618      	mov	r0, r3
 8004242:	f002 f8be 	bl	80063c2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004246:	78fb      	ldrb	r3, [r7, #3]
 8004248:	f003 030f 	and.w	r3, r3, #15
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10a      	bne.n	8004266 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	b2d9      	uxtb	r1, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004260:	461a      	mov	r2, r3
 8004262:	f002 faaf 	bl	80067c4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004284:	78fb      	ldrb	r3, [r7, #3]
 8004286:	f003 020f 	and.w	r2, r3, #15
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	429a      	cmp	r2, r3
 8004290:	d901      	bls.n	8004296 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e042      	b.n	800431c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004296:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800429a:	2b00      	cmp	r3, #0
 800429c:	da0f      	bge.n	80042be <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800429e:	78fb      	ldrb	r3, [r7, #3]
 80042a0:	f003 020f 	and.w	r2, r3, #15
 80042a4:	4613      	mov	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	3338      	adds	r3, #56	; 0x38
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	4413      	add	r3, r2
 80042b2:	3304      	adds	r3, #4
 80042b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2201      	movs	r2, #1
 80042ba:	705a      	strb	r2, [r3, #1]
 80042bc:	e00f      	b.n	80042de <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042be:	78fb      	ldrb	r3, [r7, #3]
 80042c0:	f003 020f 	and.w	r2, r3, #15
 80042c4:	4613      	mov	r3, r2
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	4413      	add	r3, r2
 80042d4:	3304      	adds	r3, #4
 80042d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042e4:	78fb      	ldrb	r3, [r7, #3]
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <HAL_PCD_EP_ClrStall+0x86>
 80042fa:	2302      	movs	r3, #2
 80042fc:	e00e      	b.n	800431c <HAL_PCD_EP_ClrStall+0xa4>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68f9      	ldr	r1, [r7, #12]
 800430c:	4618      	mov	r0, r3
 800430e:	f002 f8c6 	bl	800649e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b08a      	sub	sp, #40	; 0x28
 8004328:	af02      	add	r7, sp, #8
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	4613      	mov	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	3338      	adds	r3, #56	; 0x38
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	4413      	add	r3, r2
 8004348:	3304      	adds	r3, #4
 800434a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	699a      	ldr	r2, [r3, #24]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	429a      	cmp	r2, r3
 8004356:	d901      	bls.n	800435c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e06c      	b.n	8004436 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	695a      	ldr	r2, [r3, #20]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	69fa      	ldr	r2, [r7, #28]
 800436e:	429a      	cmp	r2, r3
 8004370:	d902      	bls.n	8004378 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	3303      	adds	r3, #3
 800437c:	089b      	lsrs	r3, r3, #2
 800437e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004380:	e02b      	b.n	80043da <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	695a      	ldr	r2, [r3, #20]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	69fa      	ldr	r2, [r7, #28]
 8004394:	429a      	cmp	r2, r3
 8004396:	d902      	bls.n	800439e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	3303      	adds	r3, #3
 80043a2:	089b      	lsrs	r3, r3, #2
 80043a4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	68d9      	ldr	r1, [r3, #12]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	4603      	mov	r3, r0
 80043bc:	6978      	ldr	r0, [r7, #20]
 80043be:	f001 ffa2 	bl	8006306 <USB_WritePacket>

    ep->xfer_buff  += len;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	68da      	ldr	r2, [r3, #12]
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	441a      	add	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	699a      	ldr	r2, [r3, #24]
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	441a      	add	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	015a      	lsls	r2, r3, #5
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	4413      	add	r3, r2
 80043e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d809      	bhi.n	8004404 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	699a      	ldr	r2, [r3, #24]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d203      	bcs.n	8004404 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1be      	bne.n	8004382 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	429a      	cmp	r2, r3
 800440e:	d811      	bhi.n	8004434 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	2201      	movs	r2, #1
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	43db      	mvns	r3, r3
 800442a:	6939      	ldr	r1, [r7, #16]
 800442c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004430:	4013      	ands	r3, r2
 8004432:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3720      	adds	r7, #32
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
	...

08004440 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	333c      	adds	r3, #60	; 0x3c
 8004458:	3304      	adds	r3, #4
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	015a      	lsls	r2, r3, #5
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	4413      	add	r3, r2
 8004466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	2b01      	cmp	r3, #1
 8004474:	f040 80a0 	bne.w	80045b8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b00      	cmp	r3, #0
 8004480:	d015      	beq.n	80044ae <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4a72      	ldr	r2, [pc, #456]	; (8004650 <PCD_EP_OutXfrComplete_int+0x210>)
 8004486:	4293      	cmp	r3, r2
 8004488:	f240 80dd 	bls.w	8004646 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 80d7 	beq.w	8004646 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	015a      	lsls	r2, r3, #5
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	4413      	add	r3, r2
 80044a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044a4:	461a      	mov	r2, r3
 80044a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044aa:	6093      	str	r3, [r2, #8]
 80044ac:	e0cb      	b.n	8004646 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	f003 0320 	and.w	r3, r3, #32
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d009      	beq.n	80044cc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	015a      	lsls	r2, r3, #5
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	4413      	add	r3, r2
 80044c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044c4:	461a      	mov	r2, r3
 80044c6:	2320      	movs	r3, #32
 80044c8:	6093      	str	r3, [r2, #8]
 80044ca:	e0bc      	b.n	8004646 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f040 80b7 	bne.w	8004646 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4a5d      	ldr	r2, [pc, #372]	; (8004650 <PCD_EP_OutXfrComplete_int+0x210>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d90f      	bls.n	8004500 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00a      	beq.n	8004500 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	015a      	lsls	r2, r3, #5
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f6:	461a      	mov	r2, r3
 80044f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044fc:	6093      	str	r3, [r2, #8]
 80044fe:	e0a2      	b.n	8004646 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	1a9b      	subs	r3, r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004512:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	0159      	lsls	r1, r3, #5
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	440b      	add	r3, r1
 800451c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004526:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	1a9b      	subs	r3, r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4403      	add	r3, r0
 8004536:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800453a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	4613      	mov	r3, r2
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	1a9b      	subs	r3, r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800454e:	6819      	ldr	r1, [r3, #0]
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	4613      	mov	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	1a9b      	subs	r3, r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4403      	add	r3, r0
 800455e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4419      	add	r1, r3
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	4613      	mov	r3, r2
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4403      	add	r3, r0
 8004574:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004578:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d114      	bne.n	80045aa <PCD_EP_OutXfrComplete_int+0x16a>
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	4613      	mov	r3, r2
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d108      	bne.n	80045aa <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6818      	ldr	r0, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045a2:	461a      	mov	r2, r3
 80045a4:	2101      	movs	r1, #1
 80045a6:	f002 f90d 	bl	80067c4 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	4619      	mov	r1, r3
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f004 fa5f 	bl	8008a74 <HAL_PCD_DataOutStageCallback>
 80045b6:	e046      	b.n	8004646 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a26      	ldr	r2, [pc, #152]	; (8004654 <PCD_EP_OutXfrComplete_int+0x214>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d124      	bne.n	800460a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00a      	beq.n	80045e0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	015a      	lsls	r2, r3, #5
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	4413      	add	r3, r2
 80045d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045d6:	461a      	mov	r2, r3
 80045d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045dc:	6093      	str	r3, [r2, #8]
 80045de:	e032      	b.n	8004646 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f003 0320 	and.w	r3, r3, #32
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d008      	beq.n	80045fc <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	015a      	lsls	r2, r3, #5
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	4413      	add	r3, r2
 80045f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045f6:	461a      	mov	r2, r3
 80045f8:	2320      	movs	r3, #32
 80045fa:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	4619      	mov	r1, r3
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f004 fa36 	bl	8008a74 <HAL_PCD_DataOutStageCallback>
 8004608:	e01d      	b.n	8004646 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d114      	bne.n	800463a <PCD_EP_OutXfrComplete_int+0x1fa>
 8004610:	6879      	ldr	r1, [r7, #4]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	4613      	mov	r3, r2
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	1a9b      	subs	r3, r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	440b      	add	r3, r1
 800461e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d108      	bne.n	800463a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6818      	ldr	r0, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004632:	461a      	mov	r2, r3
 8004634:	2100      	movs	r1, #0
 8004636:	f002 f8c5 	bl	80067c4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	b2db      	uxtb	r3, r3
 800463e:	4619      	mov	r1, r3
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f004 fa17 	bl	8008a74 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	4f54300a 	.word	0x4f54300a
 8004654:	4f54310a 	.word	0x4f54310a

08004658 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	333c      	adds	r3, #60	; 0x3c
 8004670:	3304      	adds	r3, #4
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	015a      	lsls	r2, r3, #5
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	4413      	add	r3, r2
 800467e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	4a15      	ldr	r2, [pc, #84]	; (80046e0 <PCD_EP_OutSetupPacket_int+0x88>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d90e      	bls.n	80046ac <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004694:	2b00      	cmp	r3, #0
 8004696:	d009      	beq.n	80046ac <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046a4:	461a      	mov	r2, r3
 80046a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046aa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f004 f9cf 	bl	8008a50 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4a0a      	ldr	r2, [pc, #40]	; (80046e0 <PCD_EP_OutSetupPacket_int+0x88>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d90c      	bls.n	80046d4 <PCD_EP_OutSetupPacket_int+0x7c>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d108      	bne.n	80046d4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80046cc:	461a      	mov	r2, r3
 80046ce:	2101      	movs	r1, #1
 80046d0:	f002 f878 	bl	80067c4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	4f54300a 	.word	0x4f54300a

080046e4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	460b      	mov	r3, r1
 80046ee:	70fb      	strb	r3, [r7, #3]
 80046f0:	4613      	mov	r3, r2
 80046f2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80046fc:	78fb      	ldrb	r3, [r7, #3]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d107      	bne.n	8004712 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004702:	883b      	ldrh	r3, [r7, #0]
 8004704:	0419      	lsls	r1, r3, #16
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	430a      	orrs	r2, r1
 800470e:	629a      	str	r2, [r3, #40]	; 0x28
 8004710:	e028      	b.n	8004764 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004718:	0c1b      	lsrs	r3, r3, #16
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	4413      	add	r3, r2
 800471e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004720:	2300      	movs	r3, #0
 8004722:	73fb      	strb	r3, [r7, #15]
 8004724:	e00d      	b.n	8004742 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	7bfb      	ldrb	r3, [r7, #15]
 800472c:	3340      	adds	r3, #64	; 0x40
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4413      	add	r3, r2
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	0c1b      	lsrs	r3, r3, #16
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	4413      	add	r3, r2
 800473a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800473c:	7bfb      	ldrb	r3, [r7, #15]
 800473e:	3301      	adds	r3, #1
 8004740:	73fb      	strb	r3, [r7, #15]
 8004742:	7bfa      	ldrb	r2, [r7, #15]
 8004744:	78fb      	ldrb	r3, [r7, #3]
 8004746:	3b01      	subs	r3, #1
 8004748:	429a      	cmp	r2, r3
 800474a:	d3ec      	bcc.n	8004726 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800474c:	883b      	ldrh	r3, [r7, #0]
 800474e:	0418      	lsls	r0, r3, #16
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6819      	ldr	r1, [r3, #0]
 8004754:	78fb      	ldrb	r3, [r7, #3]
 8004756:	3b01      	subs	r3, #1
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	4302      	orrs	r2, r0
 800475c:	3340      	adds	r3, #64	; 0x40
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	440b      	add	r3, r1
 8004762:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004772:	b480      	push	{r7}
 8004774:	b083      	sub	sp, #12
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
 800477a:	460b      	mov	r3, r1
 800477c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	887a      	ldrh	r2, [r7, #2]
 8004784:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	460b      	mov	r3, r1
 800479e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e25b      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d075      	beq.n	80048b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047ca:	4ba3      	ldr	r3, [pc, #652]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
 80047d2:	2b04      	cmp	r3, #4
 80047d4:	d00c      	beq.n	80047f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047d6:	4ba0      	ldr	r3, [pc, #640]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047de:	2b08      	cmp	r3, #8
 80047e0:	d112      	bne.n	8004808 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047e2:	4b9d      	ldr	r3, [pc, #628]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047ee:	d10b      	bne.n	8004808 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f0:	4b99      	ldr	r3, [pc, #612]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d05b      	beq.n	80048b4 <HAL_RCC_OscConfig+0x108>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d157      	bne.n	80048b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e236      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004810:	d106      	bne.n	8004820 <HAL_RCC_OscConfig+0x74>
 8004812:	4b91      	ldr	r3, [pc, #580]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a90      	ldr	r2, [pc, #576]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	e01d      	b.n	800485c <HAL_RCC_OscConfig+0xb0>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004828:	d10c      	bne.n	8004844 <HAL_RCC_OscConfig+0x98>
 800482a:	4b8b      	ldr	r3, [pc, #556]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a8a      	ldr	r2, [pc, #552]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	4b88      	ldr	r3, [pc, #544]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a87      	ldr	r2, [pc, #540]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 800483c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	e00b      	b.n	800485c <HAL_RCC_OscConfig+0xb0>
 8004844:	4b84      	ldr	r3, [pc, #528]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a83      	ldr	r2, [pc, #524]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 800484a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800484e:	6013      	str	r3, [r2, #0]
 8004850:	4b81      	ldr	r3, [pc, #516]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a80      	ldr	r2, [pc, #512]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800485a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d013      	beq.n	800488c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004864:	f7fc ff62 	bl	800172c <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800486c:	f7fc ff5e 	bl	800172c <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b64      	cmp	r3, #100	; 0x64
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e1fb      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487e:	4b76      	ldr	r3, [pc, #472]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d0f0      	beq.n	800486c <HAL_RCC_OscConfig+0xc0>
 800488a:	e014      	b.n	80048b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488c:	f7fc ff4e 	bl	800172c <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004894:	f7fc ff4a 	bl	800172c <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b64      	cmp	r3, #100	; 0x64
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e1e7      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048a6:	4b6c      	ldr	r3, [pc, #432]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0xe8>
 80048b2:	e000      	b.n	80048b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d063      	beq.n	800498a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048c2:	4b65      	ldr	r3, [pc, #404]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 030c 	and.w	r3, r3, #12
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00b      	beq.n	80048e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ce:	4b62      	ldr	r3, [pc, #392]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048d6:	2b08      	cmp	r3, #8
 80048d8:	d11c      	bne.n	8004914 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048da:	4b5f      	ldr	r3, [pc, #380]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d116      	bne.n	8004914 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e6:	4b5c      	ldr	r3, [pc, #368]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d005      	beq.n	80048fe <HAL_RCC_OscConfig+0x152>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d001      	beq.n	80048fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e1bb      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fe:	4b56      	ldr	r3, [pc, #344]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	4952      	ldr	r1, [pc, #328]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 800490e:	4313      	orrs	r3, r2
 8004910:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004912:	e03a      	b.n	800498a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d020      	beq.n	800495e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800491c:	4b4f      	ldr	r3, [pc, #316]	; (8004a5c <HAL_RCC_OscConfig+0x2b0>)
 800491e:	2201      	movs	r2, #1
 8004920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004922:	f7fc ff03 	bl	800172c <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004928:	e008      	b.n	800493c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800492a:	f7fc feff 	bl	800172c <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d901      	bls.n	800493c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e19c      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800493c:	4b46      	ldr	r3, [pc, #280]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d0f0      	beq.n	800492a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004948:	4b43      	ldr	r3, [pc, #268]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	4940      	ldr	r1, [pc, #256]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004958:	4313      	orrs	r3, r2
 800495a:	600b      	str	r3, [r1, #0]
 800495c:	e015      	b.n	800498a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800495e:	4b3f      	ldr	r3, [pc, #252]	; (8004a5c <HAL_RCC_OscConfig+0x2b0>)
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004964:	f7fc fee2 	bl	800172c <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800496c:	f7fc fede 	bl	800172c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e17b      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800497e:	4b36      	ldr	r3, [pc, #216]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f0      	bne.n	800496c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d030      	beq.n	80049f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d016      	beq.n	80049cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800499e:	4b30      	ldr	r3, [pc, #192]	; (8004a60 <HAL_RCC_OscConfig+0x2b4>)
 80049a0:	2201      	movs	r2, #1
 80049a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a4:	f7fc fec2 	bl	800172c <HAL_GetTick>
 80049a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049ac:	f7fc febe 	bl	800172c <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e15b      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049be:	4b26      	ldr	r3, [pc, #152]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80049c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0f0      	beq.n	80049ac <HAL_RCC_OscConfig+0x200>
 80049ca:	e015      	b.n	80049f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049cc:	4b24      	ldr	r3, [pc, #144]	; (8004a60 <HAL_RCC_OscConfig+0x2b4>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049d2:	f7fc feab 	bl	800172c <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049da:	f7fc fea7 	bl	800172c <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e144      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ec:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 80049ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1f0      	bne.n	80049da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 80a0 	beq.w	8004b46 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a06:	2300      	movs	r3, #0
 8004a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a0a:	4b13      	ldr	r3, [pc, #76]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10f      	bne.n	8004a36 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a16:	2300      	movs	r3, #0
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	4a0e      	ldr	r2, [pc, #56]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a24:	6413      	str	r3, [r2, #64]	; 0x40
 8004a26:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <HAL_RCC_OscConfig+0x2ac>)
 8004a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a2e:	60bb      	str	r3, [r7, #8]
 8004a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a32:	2301      	movs	r3, #1
 8004a34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a36:	4b0b      	ldr	r3, [pc, #44]	; (8004a64 <HAL_RCC_OscConfig+0x2b8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d121      	bne.n	8004a86 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a42:	4b08      	ldr	r3, [pc, #32]	; (8004a64 <HAL_RCC_OscConfig+0x2b8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a07      	ldr	r2, [pc, #28]	; (8004a64 <HAL_RCC_OscConfig+0x2b8>)
 8004a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a4e:	f7fc fe6d 	bl	800172c <HAL_GetTick>
 8004a52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a54:	e011      	b.n	8004a7a <HAL_RCC_OscConfig+0x2ce>
 8004a56:	bf00      	nop
 8004a58:	40023800 	.word	0x40023800
 8004a5c:	42470000 	.word	0x42470000
 8004a60:	42470e80 	.word	0x42470e80
 8004a64:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a68:	f7fc fe60 	bl	800172c <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e0fd      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a7a:	4b81      	ldr	r3, [pc, #516]	; (8004c80 <HAL_RCC_OscConfig+0x4d4>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0f0      	beq.n	8004a68 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d106      	bne.n	8004a9c <HAL_RCC_OscConfig+0x2f0>
 8004a8e:	4b7d      	ldr	r3, [pc, #500]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a92:	4a7c      	ldr	r2, [pc, #496]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004a94:	f043 0301 	orr.w	r3, r3, #1
 8004a98:	6713      	str	r3, [r2, #112]	; 0x70
 8004a9a:	e01c      	b.n	8004ad6 <HAL_RCC_OscConfig+0x32a>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2b05      	cmp	r3, #5
 8004aa2:	d10c      	bne.n	8004abe <HAL_RCC_OscConfig+0x312>
 8004aa4:	4b77      	ldr	r3, [pc, #476]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa8:	4a76      	ldr	r2, [pc, #472]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004aaa:	f043 0304 	orr.w	r3, r3, #4
 8004aae:	6713      	str	r3, [r2, #112]	; 0x70
 8004ab0:	4b74      	ldr	r3, [pc, #464]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab4:	4a73      	ldr	r2, [pc, #460]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004ab6:	f043 0301 	orr.w	r3, r3, #1
 8004aba:	6713      	str	r3, [r2, #112]	; 0x70
 8004abc:	e00b      	b.n	8004ad6 <HAL_RCC_OscConfig+0x32a>
 8004abe:	4b71      	ldr	r3, [pc, #452]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	4a70      	ldr	r2, [pc, #448]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aca:	4b6e      	ldr	r3, [pc, #440]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ace:	4a6d      	ldr	r2, [pc, #436]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004ad0:	f023 0304 	bic.w	r3, r3, #4
 8004ad4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d015      	beq.n	8004b0a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ade:	f7fc fe25 	bl	800172c <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae4:	e00a      	b.n	8004afc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ae6:	f7fc fe21 	bl	800172c <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e0bc      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004afc:	4b61      	ldr	r3, [pc, #388]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0ee      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x33a>
 8004b08:	e014      	b.n	8004b34 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b0a:	f7fc fe0f 	bl	800172c <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b10:	e00a      	b.n	8004b28 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b12:	f7fc fe0b 	bl	800172c <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e0a6      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b28:	4b56      	ldr	r3, [pc, #344]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1ee      	bne.n	8004b12 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b34:	7dfb      	ldrb	r3, [r7, #23]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d105      	bne.n	8004b46 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b3a:	4b52      	ldr	r3, [pc, #328]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	4a51      	ldr	r2, [pc, #324]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004b40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f000 8092 	beq.w	8004c74 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b50:	4b4c      	ldr	r3, [pc, #304]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 030c 	and.w	r3, r3, #12
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d05c      	beq.n	8004c16 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d141      	bne.n	8004be8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b64:	4b48      	ldr	r3, [pc, #288]	; (8004c88 <HAL_RCC_OscConfig+0x4dc>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b6a:	f7fc fddf 	bl	800172c <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b72:	f7fc fddb 	bl	800172c <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e078      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b84:	4b3f      	ldr	r3, [pc, #252]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f0      	bne.n	8004b72 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	69da      	ldr	r2, [r3, #28]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a1b      	ldr	r3, [r3, #32]
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9e:	019b      	lsls	r3, r3, #6
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba6:	085b      	lsrs	r3, r3, #1
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	041b      	lsls	r3, r3, #16
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb2:	061b      	lsls	r3, r3, #24
 8004bb4:	4933      	ldr	r1, [pc, #204]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bba:	4b33      	ldr	r3, [pc, #204]	; (8004c88 <HAL_RCC_OscConfig+0x4dc>)
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc0:	f7fc fdb4 	bl	800172c <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bc8:	f7fc fdb0 	bl	800172c <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e04d      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bda:	4b2a      	ldr	r3, [pc, #168]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d0f0      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x41c>
 8004be6:	e045      	b.n	8004c74 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be8:	4b27      	ldr	r3, [pc, #156]	; (8004c88 <HAL_RCC_OscConfig+0x4dc>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bee:	f7fc fd9d 	bl	800172c <HAL_GetTick>
 8004bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bf6:	f7fc fd99 	bl	800172c <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e036      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c08:	4b1e      	ldr	r3, [pc, #120]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1f0      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x44a>
 8004c14:	e02e      	b.n	8004c74 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d101      	bne.n	8004c22 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e029      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c22:	4b18      	ldr	r3, [pc, #96]	; (8004c84 <HAL_RCC_OscConfig+0x4d8>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d11c      	bne.n	8004c70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d115      	bne.n	8004c70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d10d      	bne.n	8004c70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d106      	bne.n	8004c70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d001      	beq.n	8004c74 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e000      	b.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3718      	adds	r7, #24
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40007000 	.word	0x40007000
 8004c84:	40023800 	.word	0x40023800
 8004c88:	42470060 	.word	0x42470060

08004c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0cc      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ca0:	4b68      	ldr	r3, [pc, #416]	; (8004e44 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 030f 	and.w	r3, r3, #15
 8004ca8:	683a      	ldr	r2, [r7, #0]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d90c      	bls.n	8004cc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cae:	4b65      	ldr	r3, [pc, #404]	; (8004e44 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cb6:	4b63      	ldr	r3, [pc, #396]	; (8004e44 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d001      	beq.n	8004cc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e0b8      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0302 	and.w	r3, r3, #2
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d020      	beq.n	8004d16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0304 	and.w	r3, r3, #4
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d005      	beq.n	8004cec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ce0:	4b59      	ldr	r3, [pc, #356]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	4a58      	ldr	r2, [pc, #352]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0308 	and.w	r3, r3, #8
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d005      	beq.n	8004d04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cf8:	4b53      	ldr	r3, [pc, #332]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	4a52      	ldr	r2, [pc, #328]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d04:	4b50      	ldr	r3, [pc, #320]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	494d      	ldr	r1, [pc, #308]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d044      	beq.n	8004dac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d107      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d2a:	4b47      	ldr	r3, [pc, #284]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d119      	bne.n	8004d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e07f      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d003      	beq.n	8004d4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d46:	2b03      	cmp	r3, #3
 8004d48:	d107      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d4a:	4b3f      	ldr	r3, [pc, #252]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d109      	bne.n	8004d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e06f      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d5a:	4b3b      	ldr	r3, [pc, #236]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d101      	bne.n	8004d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e067      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d6a:	4b37      	ldr	r3, [pc, #220]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f023 0203 	bic.w	r2, r3, #3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	4934      	ldr	r1, [pc, #208]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d7c:	f7fc fcd6 	bl	800172c <HAL_GetTick>
 8004d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d82:	e00a      	b.n	8004d9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d84:	f7fc fcd2 	bl	800172c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e04f      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d9a:	4b2b      	ldr	r3, [pc, #172]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 020c 	and.w	r2, r3, #12
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d1eb      	bne.n	8004d84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dac:	4b25      	ldr	r3, [pc, #148]	; (8004e44 <HAL_RCC_ClockConfig+0x1b8>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 030f 	and.w	r3, r3, #15
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d20c      	bcs.n	8004dd4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dba:	4b22      	ldr	r3, [pc, #136]	; (8004e44 <HAL_RCC_ClockConfig+0x1b8>)
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	b2d2      	uxtb	r2, r2
 8004dc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dc2:	4b20      	ldr	r3, [pc, #128]	; (8004e44 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 030f 	and.w	r3, r3, #15
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d001      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e032      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d008      	beq.n	8004df2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004de0:	4b19      	ldr	r3, [pc, #100]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	4916      	ldr	r1, [pc, #88]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0308 	and.w	r3, r3, #8
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d009      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dfe:	4b12      	ldr	r3, [pc, #72]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	490e      	ldr	r1, [pc, #56]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e12:	f000 f821 	bl	8004e58 <HAL_RCC_GetSysClockFreq>
 8004e16:	4601      	mov	r1, r0
 8004e18:	4b0b      	ldr	r3, [pc, #44]	; (8004e48 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	4a0a      	ldr	r2, [pc, #40]	; (8004e4c <HAL_RCC_ClockConfig+0x1c0>)
 8004e24:	5cd3      	ldrb	r3, [r2, r3]
 8004e26:	fa21 f303 	lsr.w	r3, r1, r3
 8004e2a:	4a09      	ldr	r2, [pc, #36]	; (8004e50 <HAL_RCC_ClockConfig+0x1c4>)
 8004e2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e2e:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <HAL_RCC_ClockConfig+0x1c8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fc fc36 	bl	80016a4 <HAL_InitTick>

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40023c00 	.word	0x40023c00
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	0800cc7c 	.word	0x0800cc7c
 8004e50:	20000400 	.word	0x20000400
 8004e54:	20000404 	.word	0x20000404

08004e58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	607b      	str	r3, [r7, #4]
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	2300      	movs	r3, #0
 8004e68:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e6e:	4b63      	ldr	r3, [pc, #396]	; (8004ffc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 030c 	and.w	r3, r3, #12
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d007      	beq.n	8004e8a <HAL_RCC_GetSysClockFreq+0x32>
 8004e7a:	2b08      	cmp	r3, #8
 8004e7c:	d008      	beq.n	8004e90 <HAL_RCC_GetSysClockFreq+0x38>
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f040 80b4 	bne.w	8004fec <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e84:	4b5e      	ldr	r3, [pc, #376]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004e86:	60bb      	str	r3, [r7, #8]
       break;
 8004e88:	e0b3      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e8a:	4b5e      	ldr	r3, [pc, #376]	; (8005004 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004e8c:	60bb      	str	r3, [r7, #8]
      break;
 8004e8e:	e0b0      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e90:	4b5a      	ldr	r3, [pc, #360]	; (8004ffc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e98:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e9a:	4b58      	ldr	r3, [pc, #352]	; (8004ffc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d04a      	beq.n	8004f3c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ea6:	4b55      	ldr	r3, [pc, #340]	; (8004ffc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	099b      	lsrs	r3, r3, #6
 8004eac:	f04f 0400 	mov.w	r4, #0
 8004eb0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	ea03 0501 	and.w	r5, r3, r1
 8004ebc:	ea04 0602 	and.w	r6, r4, r2
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	4632      	mov	r2, r6
 8004ec4:	f04f 0300 	mov.w	r3, #0
 8004ec8:	f04f 0400 	mov.w	r4, #0
 8004ecc:	0154      	lsls	r4, r2, #5
 8004ece:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004ed2:	014b      	lsls	r3, r1, #5
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4622      	mov	r2, r4
 8004ed8:	1b49      	subs	r1, r1, r5
 8004eda:	eb62 0206 	sbc.w	r2, r2, r6
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	f04f 0400 	mov.w	r4, #0
 8004ee6:	0194      	lsls	r4, r2, #6
 8004ee8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004eec:	018b      	lsls	r3, r1, #6
 8004eee:	1a5b      	subs	r3, r3, r1
 8004ef0:	eb64 0402 	sbc.w	r4, r4, r2
 8004ef4:	f04f 0100 	mov.w	r1, #0
 8004ef8:	f04f 0200 	mov.w	r2, #0
 8004efc:	00e2      	lsls	r2, r4, #3
 8004efe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004f02:	00d9      	lsls	r1, r3, #3
 8004f04:	460b      	mov	r3, r1
 8004f06:	4614      	mov	r4, r2
 8004f08:	195b      	adds	r3, r3, r5
 8004f0a:	eb44 0406 	adc.w	r4, r4, r6
 8004f0e:	f04f 0100 	mov.w	r1, #0
 8004f12:	f04f 0200 	mov.w	r2, #0
 8004f16:	0262      	lsls	r2, r4, #9
 8004f18:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004f1c:	0259      	lsls	r1, r3, #9
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4614      	mov	r4, r2
 8004f22:	4618      	mov	r0, r3
 8004f24:	4621      	mov	r1, r4
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f04f 0400 	mov.w	r4, #0
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4623      	mov	r3, r4
 8004f30:	f7fb fbc2 	bl	80006b8 <__aeabi_uldivmod>
 8004f34:	4603      	mov	r3, r0
 8004f36:	460c      	mov	r4, r1
 8004f38:	60fb      	str	r3, [r7, #12]
 8004f3a:	e049      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f3c:	4b2f      	ldr	r3, [pc, #188]	; (8004ffc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	099b      	lsrs	r3, r3, #6
 8004f42:	f04f 0400 	mov.w	r4, #0
 8004f46:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004f4a:	f04f 0200 	mov.w	r2, #0
 8004f4e:	ea03 0501 	and.w	r5, r3, r1
 8004f52:	ea04 0602 	and.w	r6, r4, r2
 8004f56:	4629      	mov	r1, r5
 8004f58:	4632      	mov	r2, r6
 8004f5a:	f04f 0300 	mov.w	r3, #0
 8004f5e:	f04f 0400 	mov.w	r4, #0
 8004f62:	0154      	lsls	r4, r2, #5
 8004f64:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004f68:	014b      	lsls	r3, r1, #5
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	4622      	mov	r2, r4
 8004f6e:	1b49      	subs	r1, r1, r5
 8004f70:	eb62 0206 	sbc.w	r2, r2, r6
 8004f74:	f04f 0300 	mov.w	r3, #0
 8004f78:	f04f 0400 	mov.w	r4, #0
 8004f7c:	0194      	lsls	r4, r2, #6
 8004f7e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004f82:	018b      	lsls	r3, r1, #6
 8004f84:	1a5b      	subs	r3, r3, r1
 8004f86:	eb64 0402 	sbc.w	r4, r4, r2
 8004f8a:	f04f 0100 	mov.w	r1, #0
 8004f8e:	f04f 0200 	mov.w	r2, #0
 8004f92:	00e2      	lsls	r2, r4, #3
 8004f94:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004f98:	00d9      	lsls	r1, r3, #3
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4614      	mov	r4, r2
 8004f9e:	195b      	adds	r3, r3, r5
 8004fa0:	eb44 0406 	adc.w	r4, r4, r6
 8004fa4:	f04f 0100 	mov.w	r1, #0
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	02a2      	lsls	r2, r4, #10
 8004fae:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004fb2:	0299      	lsls	r1, r3, #10
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4614      	mov	r4, r2
 8004fb8:	4618      	mov	r0, r3
 8004fba:	4621      	mov	r1, r4
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f04f 0400 	mov.w	r4, #0
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	4623      	mov	r3, r4
 8004fc6:	f7fb fb77 	bl	80006b8 <__aeabi_uldivmod>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	460c      	mov	r4, r1
 8004fce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fd0:	4b0a      	ldr	r3, [pc, #40]	; (8004ffc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	0c1b      	lsrs	r3, r3, #16
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	3301      	adds	r3, #1
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe8:	60bb      	str	r3, [r7, #8]
      break;
 8004fea:	e002      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fec:	4b04      	ldr	r3, [pc, #16]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004fee:	60bb      	str	r3, [r7, #8]
      break;
 8004ff0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3714      	adds	r7, #20
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ffc:	40023800 	.word	0x40023800
 8005000:	00f42400 	.word	0x00f42400
 8005004:	007a1200 	.word	0x007a1200

08005008 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800500c:	4b03      	ldr	r3, [pc, #12]	; (800501c <HAL_RCC_GetHCLKFreq+0x14>)
 800500e:	681b      	ldr	r3, [r3, #0]
}
 8005010:	4618      	mov	r0, r3
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	20000400 	.word	0x20000400

08005020 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0301 	and.w	r3, r3, #1
 8005038:	2b00      	cmp	r3, #0
 800503a:	d105      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005044:	2b00      	cmp	r3, #0
 8005046:	d035      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005048:	4b62      	ldr	r3, [pc, #392]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800504e:	f7fc fb6d 	bl	800172c <HAL_GetTick>
 8005052:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005054:	e008      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005056:	f7fc fb69 	bl	800172c <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e0b0      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005068:	4b5b      	ldr	r3, [pc, #364]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1f0      	bne.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	019a      	lsls	r2, r3, #6
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	071b      	lsls	r3, r3, #28
 8005080:	4955      	ldr	r1, [pc, #340]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005088:	4b52      	ldr	r3, [pc, #328]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800508a:	2201      	movs	r2, #1
 800508c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800508e:	f7fc fb4d 	bl	800172c <HAL_GetTick>
 8005092:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005094:	e008      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005096:	f7fc fb49 	bl	800172c <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d901      	bls.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e090      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050a8:	4b4b      	ldr	r3, [pc, #300]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0f0      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f000 8083 	beq.w	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	4b44      	ldr	r3, [pc, #272]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ca:	4a43      	ldr	r2, [pc, #268]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d0:	6413      	str	r3, [r2, #64]	; 0x40
 80050d2:	4b41      	ldr	r3, [pc, #260]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050de:	4b3f      	ldr	r3, [pc, #252]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a3e      	ldr	r2, [pc, #248]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050ea:	f7fc fb1f 	bl	800172c <HAL_GetTick>
 80050ee:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80050f0:	e008      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80050f2:	f7fc fb1b 	bl	800172c <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d901      	bls.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e062      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005104:	4b35      	ldr	r3, [pc, #212]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800510c:	2b00      	cmp	r3, #0
 800510e:	d0f0      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005110:	4b31      	ldr	r3, [pc, #196]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005114:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005118:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d02f      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	429a      	cmp	r2, r3
 800512c:	d028      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800512e:	4b2a      	ldr	r3, [pc, #168]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005136:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005138:	4b29      	ldr	r3, [pc, #164]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800513a:	2201      	movs	r2, #1
 800513c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800513e:	4b28      	ldr	r3, [pc, #160]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005144:	4a24      	ldr	r2, [pc, #144]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800514a:	4b23      	ldr	r3, [pc, #140]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800514c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d114      	bne.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005156:	f7fc fae9 	bl	800172c <HAL_GetTick>
 800515a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800515c:	e00a      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800515e:	f7fc fae5 	bl	800172c <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	f241 3288 	movw	r2, #5000	; 0x1388
 800516c:	4293      	cmp	r3, r2
 800516e:	d901      	bls.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e02a      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005174:	4b18      	ldr	r3, [pc, #96]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b00      	cmp	r3, #0
 800517e:	d0ee      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005188:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800518c:	d10d      	bne.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800518e:	4b12      	ldr	r3, [pc, #72]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800519e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a2:	490d      	ldr	r1, [pc, #52]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	608b      	str	r3, [r1, #8]
 80051a8:	e005      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051aa:	4b0b      	ldr	r3, [pc, #44]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	4a0a      	ldr	r2, [pc, #40]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80051b4:	6093      	str	r3, [r2, #8]
 80051b6:	4b08      	ldr	r3, [pc, #32]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051c2:	4905      	ldr	r1, [pc, #20]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3718      	adds	r7, #24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	42470068 	.word	0x42470068
 80051d8:	40023800 	.word	0x40023800
 80051dc:	40007000 	.word	0x40007000
 80051e0:	42470e40 	.word	0x42470e40

080051e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d13d      	bne.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005202:	4b22      	ldr	r3, [pc, #136]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800520a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d004      	beq.n	800521c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005212:	2b01      	cmp	r3, #1
 8005214:	d12f      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005216:	4b1e      	ldr	r3, [pc, #120]	; (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005218:	617b      	str	r3, [r7, #20]
          break;
 800521a:	e02f      	b.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800521c:	4b1b      	ldr	r3, [pc, #108]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005224:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005228:	d108      	bne.n	800523c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800522a:	4b18      	ldr	r3, [pc, #96]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005232:	4a18      	ldr	r2, [pc, #96]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	e007      	b.n	800524c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800523c:	4b13      	ldr	r3, [pc, #76]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005244:	4a14      	ldr	r2, [pc, #80]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005246:	fbb2 f3f3 	udiv	r3, r2, r3
 800524a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800524c:	4b0f      	ldr	r3, [pc, #60]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800524e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005252:	099b      	lsrs	r3, r3, #6
 8005254:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	fb02 f303 	mul.w	r3, r2, r3
 800525e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005260:	4b0a      	ldr	r3, [pc, #40]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005262:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005266:	0f1b      	lsrs	r3, r3, #28
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	617b      	str	r3, [r7, #20]
          break;
 8005274:	e002      	b.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	617b      	str	r3, [r7, #20]
          break;
 800527a:	bf00      	nop
        }
      }
      break;
 800527c:	bf00      	nop
    }
  }
  return frequency;
 800527e:	697b      	ldr	r3, [r7, #20]
}
 8005280:	4618      	mov	r0, r3
 8005282:	371c      	adds	r7, #28
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	40023800 	.word	0x40023800
 8005290:	00bb8000 	.word	0x00bb8000
 8005294:	007a1200 	.word	0x007a1200
 8005298:	00f42400 	.word	0x00f42400

0800529c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800529c:	b084      	sub	sp, #16
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
 80052a6:	f107 001c 	add.w	r0, r7, #28
 80052aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d122      	bne.n	80052fa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80052c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80052dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d105      	bne.n	80052ee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f001 fac6 	bl	8006880 <USB_CoreReset>
 80052f4:	4603      	mov	r3, r0
 80052f6:	73fb      	strb	r3, [r7, #15]
 80052f8:	e01a      	b.n	8005330 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f001 faba 	bl	8006880 <USB_CoreReset>
 800530c:	4603      	mov	r3, r0
 800530e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	639a      	str	r2, [r3, #56]	; 0x38
 8005322:	e005      	b.n	8005330 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005328:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005332:	2b01      	cmp	r3, #1
 8005334:	d10b      	bne.n	800534e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f043 0206 	orr.w	r2, r3, #6
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f043 0220 	orr.w	r2, r3, #32
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800534e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800535a:	b004      	add	sp, #16
 800535c:	4770      	bx	lr
	...

08005360 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	4613      	mov	r3, r2
 800536c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800536e:	79fb      	ldrb	r3, [r7, #7]
 8005370:	2b02      	cmp	r3, #2
 8005372:	d165      	bne.n	8005440 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	4a41      	ldr	r2, [pc, #260]	; (800547c <USB_SetTurnaroundTime+0x11c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d906      	bls.n	800538a <USB_SetTurnaroundTime+0x2a>
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	4a40      	ldr	r2, [pc, #256]	; (8005480 <USB_SetTurnaroundTime+0x120>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d802      	bhi.n	800538a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005384:	230f      	movs	r3, #15
 8005386:	617b      	str	r3, [r7, #20]
 8005388:	e062      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	4a3c      	ldr	r2, [pc, #240]	; (8005480 <USB_SetTurnaroundTime+0x120>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d906      	bls.n	80053a0 <USB_SetTurnaroundTime+0x40>
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	4a3b      	ldr	r2, [pc, #236]	; (8005484 <USB_SetTurnaroundTime+0x124>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d802      	bhi.n	80053a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800539a:	230e      	movs	r3, #14
 800539c:	617b      	str	r3, [r7, #20]
 800539e:	e057      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	4a38      	ldr	r2, [pc, #224]	; (8005484 <USB_SetTurnaroundTime+0x124>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d906      	bls.n	80053b6 <USB_SetTurnaroundTime+0x56>
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	4a37      	ldr	r2, [pc, #220]	; (8005488 <USB_SetTurnaroundTime+0x128>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d802      	bhi.n	80053b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80053b0:	230d      	movs	r3, #13
 80053b2:	617b      	str	r3, [r7, #20]
 80053b4:	e04c      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	4a33      	ldr	r2, [pc, #204]	; (8005488 <USB_SetTurnaroundTime+0x128>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d906      	bls.n	80053cc <USB_SetTurnaroundTime+0x6c>
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	4a32      	ldr	r2, [pc, #200]	; (800548c <USB_SetTurnaroundTime+0x12c>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d802      	bhi.n	80053cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80053c6:	230c      	movs	r3, #12
 80053c8:	617b      	str	r3, [r7, #20]
 80053ca:	e041      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	4a2f      	ldr	r2, [pc, #188]	; (800548c <USB_SetTurnaroundTime+0x12c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d906      	bls.n	80053e2 <USB_SetTurnaroundTime+0x82>
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	4a2e      	ldr	r2, [pc, #184]	; (8005490 <USB_SetTurnaroundTime+0x130>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d802      	bhi.n	80053e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80053dc:	230b      	movs	r3, #11
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	e036      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	4a2a      	ldr	r2, [pc, #168]	; (8005490 <USB_SetTurnaroundTime+0x130>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d906      	bls.n	80053f8 <USB_SetTurnaroundTime+0x98>
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	4a29      	ldr	r2, [pc, #164]	; (8005494 <USB_SetTurnaroundTime+0x134>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d802      	bhi.n	80053f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80053f2:	230a      	movs	r3, #10
 80053f4:	617b      	str	r3, [r7, #20]
 80053f6:	e02b      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	4a26      	ldr	r2, [pc, #152]	; (8005494 <USB_SetTurnaroundTime+0x134>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d906      	bls.n	800540e <USB_SetTurnaroundTime+0xae>
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4a25      	ldr	r2, [pc, #148]	; (8005498 <USB_SetTurnaroundTime+0x138>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d802      	bhi.n	800540e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005408:	2309      	movs	r3, #9
 800540a:	617b      	str	r3, [r7, #20]
 800540c:	e020      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	4a21      	ldr	r2, [pc, #132]	; (8005498 <USB_SetTurnaroundTime+0x138>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d906      	bls.n	8005424 <USB_SetTurnaroundTime+0xc4>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	4a20      	ldr	r2, [pc, #128]	; (800549c <USB_SetTurnaroundTime+0x13c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d802      	bhi.n	8005424 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800541e:	2308      	movs	r3, #8
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	e015      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	4a1d      	ldr	r2, [pc, #116]	; (800549c <USB_SetTurnaroundTime+0x13c>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d906      	bls.n	800543a <USB_SetTurnaroundTime+0xda>
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4a1c      	ldr	r2, [pc, #112]	; (80054a0 <USB_SetTurnaroundTime+0x140>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d802      	bhi.n	800543a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005434:	2307      	movs	r3, #7
 8005436:	617b      	str	r3, [r7, #20]
 8005438:	e00a      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800543a:	2306      	movs	r3, #6
 800543c:	617b      	str	r3, [r7, #20]
 800543e:	e007      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005440:	79fb      	ldrb	r3, [r7, #7]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d102      	bne.n	800544c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005446:	2309      	movs	r3, #9
 8005448:	617b      	str	r3, [r7, #20]
 800544a:	e001      	b.n	8005450 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800544c:	2309      	movs	r3, #9
 800544e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	029b      	lsls	r3, r3, #10
 8005464:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005468:	431a      	orrs	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	371c      	adds	r7, #28
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	00d8acbf 	.word	0x00d8acbf
 8005480:	00e4e1bf 	.word	0x00e4e1bf
 8005484:	00f423ff 	.word	0x00f423ff
 8005488:	0106737f 	.word	0x0106737f
 800548c:	011a499f 	.word	0x011a499f
 8005490:	01312cff 	.word	0x01312cff
 8005494:	014ca43f 	.word	0x014ca43f
 8005498:	016e35ff 	.word	0x016e35ff
 800549c:	01a6ab1f 	.word	0x01a6ab1f
 80054a0:	01e847ff 	.word	0x01e847ff

080054a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f043 0201 	orr.w	r2, r3, #1
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f023 0201 	bic.w	r2, r3, #1
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	460b      	mov	r3, r1
 80054f2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d106      	bne.n	8005514 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	60da      	str	r2, [r3, #12]
 8005512:	e00b      	b.n	800552c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005514:	78fb      	ldrb	r3, [r7, #3]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d106      	bne.n	8005528 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	60da      	str	r2, [r3, #12]
 8005526:	e001      	b.n	800552c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e003      	b.n	8005534 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800552c:	2032      	movs	r0, #50	; 0x32
 800552e:	f7fc f909 	bl	8001744 <HAL_Delay>

  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800553c:	b084      	sub	sp, #16
 800553e:	b580      	push	{r7, lr}
 8005540:	b086      	sub	sp, #24
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800554a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005556:	2300      	movs	r3, #0
 8005558:	613b      	str	r3, [r7, #16]
 800555a:	e009      	b.n	8005570 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	3340      	adds	r3, #64	; 0x40
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	2200      	movs	r2, #0
 8005568:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	3301      	adds	r3, #1
 800556e:	613b      	str	r3, [r7, #16]
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	2b0e      	cmp	r3, #14
 8005574:	d9f2      	bls.n	800555c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005576:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005578:	2b00      	cmp	r3, #0
 800557a:	d11c      	bne.n	80055b6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800558a:	f043 0302 	orr.w	r3, r3, #2
 800558e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005594:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ac:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	639a      	str	r2, [r3, #56]	; 0x38
 80055b4:	e00b      	b.n	80055ce <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ba:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80055d4:	461a      	mov	r2, r3
 80055d6:	2300      	movs	r3, #0
 80055d8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055e0:	4619      	mov	r1, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055e8:	461a      	mov	r2, r3
 80055ea:	680b      	ldr	r3, [r1, #0]
 80055ec:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80055ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d10c      	bne.n	800560e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80055f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d104      	bne.n	8005604 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80055fa:	2100      	movs	r1, #0
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f949 	bl	8005894 <USB_SetDevSpeed>
 8005602:	e008      	b.n	8005616 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005604:	2101      	movs	r1, #1
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f944 	bl	8005894 <USB_SetDevSpeed>
 800560c:	e003      	b.n	8005616 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800560e:	2103      	movs	r1, #3
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f93f 	bl	8005894 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005616:	2110      	movs	r1, #16
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f8f3 	bl	8005804 <USB_FlushTxFifo>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f911 	bl	8005850 <USB_FlushRxFifo>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800563e:	461a      	mov	r2, r3
 8005640:	2300      	movs	r3, #0
 8005642:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800564a:	461a      	mov	r2, r3
 800564c:	2300      	movs	r3, #0
 800564e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005656:	461a      	mov	r2, r3
 8005658:	2300      	movs	r3, #0
 800565a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800565c:	2300      	movs	r3, #0
 800565e:	613b      	str	r3, [r7, #16]
 8005660:	e043      	b.n	80056ea <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	015a      	lsls	r2, r3, #5
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	4413      	add	r3, r2
 800566a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005674:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005678:	d118      	bne.n	80056ac <USB_DevInit+0x170>
    {
      if (i == 0U)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10a      	bne.n	8005696 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	015a      	lsls	r2, r3, #5
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4413      	add	r3, r2
 8005688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800568c:	461a      	mov	r2, r3
 800568e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	e013      	b.n	80056be <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4413      	add	r3, r2
 800569e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056a2:	461a      	mov	r2, r3
 80056a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	e008      	b.n	80056be <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056b8:	461a      	mov	r2, r3
 80056ba:	2300      	movs	r3, #0
 80056bc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ca:	461a      	mov	r2, r3
 80056cc:	2300      	movs	r3, #0
 80056ce:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056dc:	461a      	mov	r2, r3
 80056de:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80056e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	3301      	adds	r3, #1
 80056e8:	613b      	str	r3, [r7, #16]
 80056ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d3b7      	bcc.n	8005662 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056f2:	2300      	movs	r3, #0
 80056f4:	613b      	str	r3, [r7, #16]
 80056f6:	e043      	b.n	8005780 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800570a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800570e:	d118      	bne.n	8005742 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d10a      	bne.n	800572c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4413      	add	r3, r2
 800571e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005722:	461a      	mov	r2, r3
 8005724:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e013      	b.n	8005754 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4413      	add	r3, r2
 8005734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005738:	461a      	mov	r2, r3
 800573a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	e008      	b.n	8005754 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	015a      	lsls	r2, r3, #5
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	4413      	add	r3, r2
 800574a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800574e:	461a      	mov	r2, r3
 8005750:	2300      	movs	r3, #0
 8005752:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	015a      	lsls	r2, r3, #5
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	4413      	add	r3, r2
 800575c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005760:	461a      	mov	r2, r3
 8005762:	2300      	movs	r3, #0
 8005764:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	015a      	lsls	r2, r3, #5
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	4413      	add	r3, r2
 800576e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005772:	461a      	mov	r2, r3
 8005774:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005778:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	3301      	adds	r3, #1
 800577e:	613b      	str	r3, [r7, #16]
 8005780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	429a      	cmp	r2, r3
 8005786:	d3b7      	bcc.n	80056f8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005796:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800579a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80057a8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80057aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d105      	bne.n	80057bc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	f043 0210 	orr.w	r2, r3, #16
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	699a      	ldr	r2, [r3, #24]
 80057c0:	4b0f      	ldr	r3, [pc, #60]	; (8005800 <USB_DevInit+0x2c4>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80057c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d005      	beq.n	80057da <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f043 0208 	orr.w	r2, r3, #8
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80057da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d107      	bne.n	80057f0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057e8:	f043 0304 	orr.w	r3, r3, #4
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80057f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3718      	adds	r7, #24
 80057f6:	46bd      	mov	sp, r7
 80057f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80057fc:	b004      	add	sp, #16
 80057fe:	4770      	bx	lr
 8005800:	803c3800 	.word	0x803c3800

08005804 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	019b      	lsls	r3, r3, #6
 8005816:	f043 0220 	orr.w	r2, r3, #32
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	3301      	adds	r3, #1
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	4a09      	ldr	r2, [pc, #36]	; (800584c <USB_FlushTxFifo+0x48>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d901      	bls.n	8005830 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e006      	b.n	800583e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	f003 0320 	and.w	r3, r3, #32
 8005838:	2b20      	cmp	r3, #32
 800583a:	d0f0      	beq.n	800581e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	00030d40 	.word	0x00030d40

08005850 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005858:	2300      	movs	r3, #0
 800585a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2210      	movs	r2, #16
 8005860:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	3301      	adds	r3, #1
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4a09      	ldr	r2, [pc, #36]	; (8005890 <USB_FlushRxFifo+0x40>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e006      	b.n	8005882 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f003 0310 	and.w	r3, r3, #16
 800587c:	2b10      	cmp	r3, #16
 800587e:	d0f0      	beq.n	8005862 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	00030d40 	.word	0x00030d40

08005894 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	460b      	mov	r3, r1
 800589e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	78fb      	ldrb	r3, [r7, #3]
 80058ae:	68f9      	ldr	r1, [r7, #12]
 80058b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80058b4:	4313      	orrs	r3, r2
 80058b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b087      	sub	sp, #28
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 0306 	and.w	r3, r3, #6
 80058de:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d102      	bne.n	80058ec <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80058e6:	2300      	movs	r3, #0
 80058e8:	75fb      	strb	r3, [r7, #23]
 80058ea:	e00a      	b.n	8005902 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d002      	beq.n	80058f8 <USB_GetDevSpeed+0x32>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2b06      	cmp	r3, #6
 80058f6:	d102      	bne.n	80058fe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80058f8:	2302      	movs	r3, #2
 80058fa:	75fb      	strb	r3, [r7, #23]
 80058fc:	e001      	b.n	8005902 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80058fe:	230f      	movs	r3, #15
 8005900:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005902:	7dfb      	ldrb	r3, [r7, #23]
}
 8005904:	4618      	mov	r0, r3
 8005906:	371c      	adds	r7, #28
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	785b      	ldrb	r3, [r3, #1]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d13a      	bne.n	80059a2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005932:	69da      	ldr	r2, [r3, #28]
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	f003 030f 	and.w	r3, r3, #15
 800593c:	2101      	movs	r1, #1
 800593e:	fa01 f303 	lsl.w	r3, r1, r3
 8005942:	b29b      	uxth	r3, r3
 8005944:	68f9      	ldr	r1, [r7, #12]
 8005946:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800594a:	4313      	orrs	r3, r2
 800594c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	015a      	lsls	r2, r3, #5
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	4413      	add	r3, r2
 8005956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d155      	bne.n	8005a10 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	015a      	lsls	r2, r3, #5
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	4413      	add	r3, r2
 800596c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	78db      	ldrb	r3, [r3, #3]
 800597e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005980:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	059b      	lsls	r3, r3, #22
 8005986:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005988:	4313      	orrs	r3, r2
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	0151      	lsls	r1, r2, #5
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	440a      	add	r2, r1
 8005992:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800599a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800599e:	6013      	str	r3, [r2, #0]
 80059a0:	e036      	b.n	8005a10 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059a8:	69da      	ldr	r2, [r3, #28]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	f003 030f 	and.w	r3, r3, #15
 80059b2:	2101      	movs	r1, #1
 80059b4:	fa01 f303 	lsl.w	r3, r1, r3
 80059b8:	041b      	lsls	r3, r3, #16
 80059ba:	68f9      	ldr	r1, [r7, #12]
 80059bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059c0:	4313      	orrs	r3, r2
 80059c2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	015a      	lsls	r2, r3, #5
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4413      	add	r3, r2
 80059cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d11a      	bne.n	8005a10 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	78db      	ldrb	r3, [r3, #3]
 80059f4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80059f6:	430b      	orrs	r3, r1
 80059f8:	4313      	orrs	r3, r2
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	0151      	lsls	r1, r2, #5
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	440a      	add	r2, r1
 8005a02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a0e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3714      	adds	r7, #20
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
	...

08005a20 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	785b      	ldrb	r3, [r3, #1]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d161      	bne.n	8005b00 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a52:	d11f      	bne.n	8005a94 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	015a      	lsls	r2, r3, #5
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	0151      	lsls	r1, r2, #5
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	440a      	add	r2, r1
 8005a6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a6e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005a72:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	0151      	lsls	r1, r2, #5
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	440a      	add	r2, r1
 8005a8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a92:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	f003 030f 	and.w	r3, r3, #15
 8005aa4:	2101      	movs	r1, #1
 8005aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	43db      	mvns	r3, r3
 8005aae:	68f9      	ldr	r1, [r7, #12]
 8005ab0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	f003 030f 	and.w	r3, r3, #15
 8005ac8:	2101      	movs	r1, #1
 8005aca:	fa01 f303 	lsl.w	r3, r1, r3
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	68f9      	ldr	r1, [r7, #12]
 8005ad4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ad8:	4013      	ands	r3, r2
 8005ada:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	0159      	lsls	r1, r3, #5
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	440b      	add	r3, r1
 8005af2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005af6:	4619      	mov	r1, r3
 8005af8:	4b35      	ldr	r3, [pc, #212]	; (8005bd0 <USB_DeactivateEndpoint+0x1b0>)
 8005afa:	4013      	ands	r3, r2
 8005afc:	600b      	str	r3, [r1, #0]
 8005afe:	e060      	b.n	8005bc2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b16:	d11f      	bne.n	8005b58 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	0151      	lsls	r1, r2, #5
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	440a      	add	r2, r1
 8005b2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b32:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b36:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	015a      	lsls	r2, r3, #5
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4413      	add	r3, r2
 8005b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	0151      	lsls	r1, r2, #5
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	440a      	add	r2, r1
 8005b4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	f003 030f 	and.w	r3, r3, #15
 8005b68:	2101      	movs	r1, #1
 8005b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6e:	041b      	lsls	r3, r3, #16
 8005b70:	43db      	mvns	r3, r3
 8005b72:	68f9      	ldr	r1, [r7, #12]
 8005b74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b78:	4013      	ands	r3, r2
 8005b7a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b82:	69da      	ldr	r2, [r3, #28]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b92:	041b      	lsls	r3, r3, #16
 8005b94:	43db      	mvns	r3, r3
 8005b96:	68f9      	ldr	r1, [r7, #12]
 8005b98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	0159      	lsls	r1, r3, #5
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	440b      	add	r3, r1
 8005bb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bba:	4619      	mov	r1, r3
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <USB_DeactivateEndpoint+0x1b4>)
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3714      	adds	r7, #20
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	ec337800 	.word	0xec337800
 8005bd4:	eff37800 	.word	0xeff37800

08005bd8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08a      	sub	sp, #40	; 0x28
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	4613      	mov	r3, r2
 8005be4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	785b      	ldrb	r3, [r3, #1]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	f040 815c 	bne.w	8005eb2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d132      	bne.n	8005c68 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	0151      	lsls	r1, r2, #5
 8005c14:	69fa      	ldr	r2, [r7, #28]
 8005c16:	440a      	add	r2, r1
 8005c18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c1c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005c20:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005c24:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	0151      	lsls	r1, r2, #5
 8005c38:	69fa      	ldr	r2, [r7, #28]
 8005c3a:	440a      	add	r2, r1
 8005c3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005c44:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	69ba      	ldr	r2, [r7, #24]
 8005c56:	0151      	lsls	r1, r2, #5
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	440a      	add	r2, r1
 8005c5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c60:	0cdb      	lsrs	r3, r3, #19
 8005c62:	04db      	lsls	r3, r3, #19
 8005c64:	6113      	str	r3, [r2, #16]
 8005c66:	e074      	b.n	8005d52 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	69ba      	ldr	r2, [r7, #24]
 8005c78:	0151      	lsls	r1, r2, #5
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	440a      	add	r2, r1
 8005c7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c82:	0cdb      	lsrs	r3, r3, #19
 8005c84:	04db      	lsls	r3, r3, #19
 8005c86:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	015a      	lsls	r2, r3, #5
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	4413      	add	r3, r2
 8005c90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	69ba      	ldr	r2, [r7, #24]
 8005c98:	0151      	lsls	r1, r2, #5
 8005c9a:	69fa      	ldr	r2, [r7, #28]
 8005c9c:	440a      	add	r2, r1
 8005c9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ca2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005ca6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005caa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb8:	691a      	ldr	r2, [r3, #16]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6959      	ldr	r1, [r3, #20]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	440b      	add	r3, r1
 8005cc4:	1e59      	subs	r1, r3, #1
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cce:	04d9      	lsls	r1, r3, #19
 8005cd0:	4b9d      	ldr	r3, [pc, #628]	; (8005f48 <USB_EPStartXfer+0x370>)
 8005cd2:	400b      	ands	r3, r1
 8005cd4:	69b9      	ldr	r1, [r7, #24]
 8005cd6:	0148      	lsls	r0, r1, #5
 8005cd8:	69f9      	ldr	r1, [r7, #28]
 8005cda:	4401      	add	r1, r0
 8005cdc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	015a      	lsls	r2, r3, #5
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	4413      	add	r3, r2
 8005cec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cf0:	691a      	ldr	r2, [r3, #16]
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cfa:	69b9      	ldr	r1, [r7, #24]
 8005cfc:	0148      	lsls	r0, r1, #5
 8005cfe:	69f9      	ldr	r1, [r7, #28]
 8005d00:	4401      	add	r1, r0
 8005d02:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005d06:	4313      	orrs	r3, r2
 8005d08:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	78db      	ldrb	r3, [r3, #3]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d11f      	bne.n	8005d52 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	0151      	lsls	r1, r2, #5
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	440a      	add	r2, r1
 8005d28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d2c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005d30:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	015a      	lsls	r2, r3, #5
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	4413      	add	r3, r2
 8005d3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	69ba      	ldr	r2, [r7, #24]
 8005d42:	0151      	lsls	r1, r2, #5
 8005d44:	69fa      	ldr	r2, [r7, #28]
 8005d46:	440a      	add	r2, r1
 8005d48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d50:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005d52:	79fb      	ldrb	r3, [r7, #7]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d14b      	bne.n	8005df0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d009      	beq.n	8005d74 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	78db      	ldrb	r3, [r3, #3]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d128      	bne.n	8005dce <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d110      	bne.n	8005dae <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	0151      	lsls	r1, r2, #5
 8005d9e:	69fa      	ldr	r2, [r7, #28]
 8005da0:	440a      	add	r2, r1
 8005da2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005da6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	e00f      	b.n	8005dce <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	0151      	lsls	r1, r2, #5
 8005dc0:	69fa      	ldr	r2, [r7, #28]
 8005dc2:	440a      	add	r2, r1
 8005dc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dcc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	015a      	lsls	r2, r3, #5
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	69ba      	ldr	r2, [r7, #24]
 8005dde:	0151      	lsls	r1, r2, #5
 8005de0:	69fa      	ldr	r2, [r7, #28]
 8005de2:	440a      	add	r2, r1
 8005de4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005de8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005dec:	6013      	str	r3, [r2, #0]
 8005dee:	e12f      	b.n	8006050 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	015a      	lsls	r2, r3, #5
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	4413      	add	r3, r2
 8005df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69ba      	ldr	r2, [r7, #24]
 8005e00:	0151      	lsls	r1, r2, #5
 8005e02:	69fa      	ldr	r2, [r7, #28]
 8005e04:	440a      	add	r2, r1
 8005e06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e0a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e0e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	78db      	ldrb	r3, [r3, #3]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d015      	beq.n	8005e44 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 8117 	beq.w	8006050 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	2101      	movs	r1, #1
 8005e34:	fa01 f303 	lsl.w	r3, r1, r3
 8005e38:	69f9      	ldr	r1, [r7, #28]
 8005e3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	634b      	str	r3, [r1, #52]	; 0x34
 8005e42:	e105      	b.n	8006050 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d110      	bne.n	8005e76 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	0151      	lsls	r1, r2, #5
 8005e66:	69fa      	ldr	r2, [r7, #28]
 8005e68:	440a      	add	r2, r1
 8005e6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	e00f      	b.n	8005e96 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	015a      	lsls	r2, r3, #5
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	0151      	lsls	r1, r2, #5
 8005e88:	69fa      	ldr	r2, [r7, #28]
 8005e8a:	440a      	add	r2, r1
 8005e8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e94:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	68d9      	ldr	r1, [r3, #12]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	781a      	ldrb	r2, [r3, #0]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	b298      	uxth	r0, r3
 8005ea4:	79fb      	ldrb	r3, [r7, #7]
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	68f8      	ldr	r0, [r7, #12]
 8005eac:	f000 fa2b 	bl	8006306 <USB_WritePacket>
 8005eb0:	e0ce      	b.n	8006050 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	0151      	lsls	r1, r2, #5
 8005ec4:	69fa      	ldr	r2, [r7, #28]
 8005ec6:	440a      	add	r2, r1
 8005ec8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ecc:	0cdb      	lsrs	r3, r3, #19
 8005ece:	04db      	lsls	r3, r3, #19
 8005ed0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	69ba      	ldr	r2, [r7, #24]
 8005ee2:	0151      	lsls	r1, r2, #5
 8005ee4:	69fa      	ldr	r2, [r7, #28]
 8005ee6:	440a      	add	r2, r1
 8005ee8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005eec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005ef0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005ef4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d126      	bne.n	8005f4c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	015a      	lsls	r2, r3, #5
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f0a:	691a      	ldr	r2, [r3, #16]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f14:	69b9      	ldr	r1, [r7, #24]
 8005f16:	0148      	lsls	r0, r1, #5
 8005f18:	69f9      	ldr	r1, [r7, #28]
 8005f1a:	4401      	add	r1, r0
 8005f1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f20:	4313      	orrs	r3, r2
 8005f22:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	015a      	lsls	r2, r3, #5
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	4413      	add	r3, r2
 8005f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	69ba      	ldr	r2, [r7, #24]
 8005f34:	0151      	lsls	r1, r2, #5
 8005f36:	69fa      	ldr	r2, [r7, #28]
 8005f38:	440a      	add	r2, r1
 8005f3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f42:	6113      	str	r3, [r2, #16]
 8005f44:	e036      	b.n	8005fb4 <USB_EPStartXfer+0x3dc>
 8005f46:	bf00      	nop
 8005f48:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	695a      	ldr	r2, [r3, #20]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	4413      	add	r3, r2
 8005f56:	1e5a      	subs	r2, r3, #1
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f60:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	015a      	lsls	r2, r3, #5
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	4413      	add	r3, r2
 8005f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f6e:	691a      	ldr	r2, [r3, #16]
 8005f70:	8afb      	ldrh	r3, [r7, #22]
 8005f72:	04d9      	lsls	r1, r3, #19
 8005f74:	4b39      	ldr	r3, [pc, #228]	; (800605c <USB_EPStartXfer+0x484>)
 8005f76:	400b      	ands	r3, r1
 8005f78:	69b9      	ldr	r1, [r7, #24]
 8005f7a:	0148      	lsls	r0, r1, #5
 8005f7c:	69f9      	ldr	r1, [r7, #28]
 8005f7e:	4401      	add	r1, r0
 8005f80:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f84:	4313      	orrs	r3, r2
 8005f86:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	8af9      	ldrh	r1, [r7, #22]
 8005f9c:	fb01 f303 	mul.w	r3, r1, r3
 8005fa0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fa4:	69b9      	ldr	r1, [r7, #24]
 8005fa6:	0148      	lsls	r0, r1, #5
 8005fa8:	69f9      	ldr	r1, [r7, #28]
 8005faa:	4401      	add	r1, r0
 8005fac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005fb4:	79fb      	ldrb	r3, [r7, #7]
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d10d      	bne.n	8005fd6 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d009      	beq.n	8005fd6 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	68d9      	ldr	r1, [r3, #12]
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	015a      	lsls	r2, r3, #5
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	4413      	add	r3, r2
 8005fce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd2:	460a      	mov	r2, r1
 8005fd4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	78db      	ldrb	r3, [r3, #3]
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d128      	bne.n	8006030 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d110      	bne.n	8006010 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	015a      	lsls	r2, r3, #5
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	0151      	lsls	r1, r2, #5
 8006000:	69fa      	ldr	r2, [r7, #28]
 8006002:	440a      	add	r2, r1
 8006004:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006008:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800600c:	6013      	str	r3, [r2, #0]
 800600e:	e00f      	b.n	8006030 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	015a      	lsls	r2, r3, #5
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	4413      	add	r3, r2
 8006018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	69ba      	ldr	r2, [r7, #24]
 8006020:	0151      	lsls	r1, r2, #5
 8006022:	69fa      	ldr	r2, [r7, #28]
 8006024:	440a      	add	r2, r1
 8006026:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800602a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800602e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	4413      	add	r3, r2
 8006038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	0151      	lsls	r1, r2, #5
 8006042:	69fa      	ldr	r2, [r7, #28]
 8006044:	440a      	add	r2, r1
 8006046:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800604a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800604e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3720      	adds	r7, #32
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	1ff80000 	.word	0x1ff80000

08006060 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006060:	b480      	push	{r7}
 8006062:	b087      	sub	sp, #28
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	4613      	mov	r3, r2
 800606c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	785b      	ldrb	r3, [r3, #1]
 800607c:	2b01      	cmp	r3, #1
 800607e:	f040 80cd 	bne.w	800621c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d132      	bne.n	80060f0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	015a      	lsls	r2, r3, #5
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	4413      	add	r3, r2
 8006092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	0151      	lsls	r1, r2, #5
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	440a      	add	r2, r1
 80060a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	015a      	lsls	r2, r3, #5
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	0151      	lsls	r1, r2, #5
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	440a      	add	r2, r1
 80060c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	015a      	lsls	r2, r3, #5
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	4413      	add	r3, r2
 80060d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	0151      	lsls	r1, r2, #5
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	440a      	add	r2, r1
 80060e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060e8:	0cdb      	lsrs	r3, r3, #19
 80060ea:	04db      	lsls	r3, r3, #19
 80060ec:	6113      	str	r3, [r2, #16]
 80060ee:	e04e      	b.n	800618e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	015a      	lsls	r2, r3, #5
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	4413      	add	r3, r2
 80060f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	0151      	lsls	r1, r2, #5
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	440a      	add	r2, r1
 8006106:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800610a:	0cdb      	lsrs	r3, r3, #19
 800610c:	04db      	lsls	r3, r3, #19
 800610e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	015a      	lsls	r2, r3, #5
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	4413      	add	r3, r2
 8006118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	0151      	lsls	r1, r2, #5
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	440a      	add	r2, r1
 8006126:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800612a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800612e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006132:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	695a      	ldr	r2, [r3, #20]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	429a      	cmp	r2, r3
 800613e:	d903      	bls.n	8006148 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	015a      	lsls	r2, r3, #5
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	4413      	add	r3, r2
 8006150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	0151      	lsls	r1, r2, #5
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	440a      	add	r2, r1
 800615e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006162:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006166:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	015a      	lsls	r2, r3, #5
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	4413      	add	r3, r2
 8006170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006174:	691a      	ldr	r2, [r3, #16]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800617e:	6939      	ldr	r1, [r7, #16]
 8006180:	0148      	lsls	r0, r1, #5
 8006182:	6979      	ldr	r1, [r7, #20]
 8006184:	4401      	add	r1, r0
 8006186:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800618a:	4313      	orrs	r3, r2
 800618c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800618e:	79fb      	ldrb	r3, [r7, #7]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d11e      	bne.n	80061d2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d009      	beq.n	80061b0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	015a      	lsls	r2, r3, #5
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	4413      	add	r3, r2
 80061a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a8:	461a      	mov	r2, r3
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	015a      	lsls	r2, r3, #5
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	4413      	add	r3, r2
 80061b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	0151      	lsls	r1, r2, #5
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	440a      	add	r2, r1
 80061c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80061ce:	6013      	str	r3, [r2, #0]
 80061d0:	e092      	b.n	80062f8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	015a      	lsls	r2, r3, #5
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	4413      	add	r3, r2
 80061da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	0151      	lsls	r1, r2, #5
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	440a      	add	r2, r1
 80061e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80061f0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d07e      	beq.n	80062f8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	f003 030f 	and.w	r3, r3, #15
 800620a:	2101      	movs	r1, #1
 800620c:	fa01 f303 	lsl.w	r3, r1, r3
 8006210:	6979      	ldr	r1, [r7, #20]
 8006212:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006216:	4313      	orrs	r3, r2
 8006218:	634b      	str	r3, [r1, #52]	; 0x34
 800621a:	e06d      	b.n	80062f8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	4413      	add	r3, r2
 8006224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	0151      	lsls	r1, r2, #5
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	440a      	add	r2, r1
 8006232:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006236:	0cdb      	lsrs	r3, r3, #19
 8006238:	04db      	lsls	r3, r3, #19
 800623a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	015a      	lsls	r2, r3, #5
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	4413      	add	r3, r2
 8006244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	0151      	lsls	r1, r2, #5
 800624e:	697a      	ldr	r2, [r7, #20]
 8006250:	440a      	add	r2, r1
 8006252:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006256:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800625a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800625e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d003      	beq.n	8006270 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	689a      	ldr	r2, [r3, #8]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	015a      	lsls	r2, r3, #5
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	4413      	add	r3, r2
 8006278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	0151      	lsls	r1, r2, #5
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	440a      	add	r2, r1
 8006286:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800628a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800628e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	015a      	lsls	r2, r3, #5
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	4413      	add	r3, r2
 8006298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800629c:	691a      	ldr	r2, [r3, #16]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062a6:	6939      	ldr	r1, [r7, #16]
 80062a8:	0148      	lsls	r0, r1, #5
 80062aa:	6979      	ldr	r1, [r7, #20]
 80062ac:	4401      	add	r1, r0
 80062ae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80062b2:	4313      	orrs	r3, r2
 80062b4:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80062b6:	79fb      	ldrb	r3, [r7, #7]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d10d      	bne.n	80062d8 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d009      	beq.n	80062d8 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	68d9      	ldr	r1, [r3, #12]
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062d4:	460a      	mov	r2, r1
 80062d6:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	015a      	lsls	r2, r3, #5
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	4413      	add	r3, r2
 80062e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	0151      	lsls	r1, r2, #5
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	440a      	add	r2, r1
 80062ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80062f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80062f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006306:	b480      	push	{r7}
 8006308:	b089      	sub	sp, #36	; 0x24
 800630a:	af00      	add	r7, sp, #0
 800630c:	60f8      	str	r0, [r7, #12]
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	4611      	mov	r1, r2
 8006312:	461a      	mov	r2, r3
 8006314:	460b      	mov	r3, r1
 8006316:	71fb      	strb	r3, [r7, #7]
 8006318:	4613      	mov	r3, r2
 800631a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006324:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006328:	2b00      	cmp	r3, #0
 800632a:	d11a      	bne.n	8006362 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800632c:	88bb      	ldrh	r3, [r7, #4]
 800632e:	3303      	adds	r3, #3
 8006330:	089b      	lsrs	r3, r3, #2
 8006332:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006334:	2300      	movs	r3, #0
 8006336:	61bb      	str	r3, [r7, #24]
 8006338:	e00f      	b.n	800635a <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800633a:	79fb      	ldrb	r3, [r7, #7]
 800633c:	031a      	lsls	r2, r3, #12
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	4413      	add	r3, r2
 8006342:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006346:	461a      	mov	r2, r3
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6013      	str	r3, [r2, #0]
      pSrc++;
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	3304      	adds	r3, #4
 8006352:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	3301      	adds	r3, #1
 8006358:	61bb      	str	r3, [r7, #24]
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	429a      	cmp	r2, r3
 8006360:	d3eb      	bcc.n	800633a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3724      	adds	r7, #36	; 0x24
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006370:	b480      	push	{r7}
 8006372:	b089      	sub	sp, #36	; 0x24
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	4613      	mov	r3, r2
 800637c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006386:	88fb      	ldrh	r3, [r7, #6]
 8006388:	3303      	adds	r3, #3
 800638a:	089b      	lsrs	r3, r3, #2
 800638c:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800638e:	2300      	movs	r3, #0
 8006390:	61bb      	str	r3, [r7, #24]
 8006392:	e00b      	b.n	80063ac <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	601a      	str	r2, [r3, #0]
    pDest++;
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	3304      	adds	r3, #4
 80063a4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	3301      	adds	r3, #1
 80063aa:	61bb      	str	r3, [r7, #24]
 80063ac:	69ba      	ldr	r2, [r7, #24]
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d3ef      	bcc.n	8006394 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80063b4:	69fb      	ldr	r3, [r7, #28]
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3724      	adds	r7, #36	; 0x24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr

080063c2 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b085      	sub	sp, #20
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
 80063ca:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	785b      	ldrb	r3, [r3, #1]
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d12c      	bne.n	8006438 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	db12      	blt.n	8006416 <USB_EPSetStall+0x54>
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00f      	beq.n	8006416 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68ba      	ldr	r2, [r7, #8]
 8006406:	0151      	lsls	r1, r2, #5
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	440a      	add	r2, r1
 800640c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006410:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006414:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	015a      	lsls	r2, r3, #5
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	4413      	add	r3, r2
 800641e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	0151      	lsls	r1, r2, #5
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	440a      	add	r2, r1
 800642c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006430:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006434:	6013      	str	r3, [r2, #0]
 8006436:	e02b      	b.n	8006490 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	015a      	lsls	r2, r3, #5
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	db12      	blt.n	8006470 <USB_EPSetStall+0xae>
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00f      	beq.n	8006470 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	0151      	lsls	r1, r2, #5
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	440a      	add	r2, r1
 8006466:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800646a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800646e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4413      	add	r3, r2
 8006478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	0151      	lsls	r1, r2, #5
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	440a      	add	r2, r1
 8006486:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800648a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800648e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3714      	adds	r7, #20
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800649e:	b480      	push	{r7}
 80064a0:	b085      	sub	sp, #20
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
 80064a6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	785b      	ldrb	r3, [r3, #1]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d128      	bne.n	800650c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	015a      	lsls	r2, r3, #5
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	4413      	add	r3, r2
 80064c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	0151      	lsls	r1, r2, #5
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	440a      	add	r2, r1
 80064d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064d8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	78db      	ldrb	r3, [r3, #3]
 80064de:	2b03      	cmp	r3, #3
 80064e0:	d003      	beq.n	80064ea <USB_EPClearStall+0x4c>
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	78db      	ldrb	r3, [r3, #3]
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d138      	bne.n	800655c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	0151      	lsls	r1, r2, #5
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	440a      	add	r2, r1
 8006500:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	e027      	b.n	800655c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	4413      	add	r3, r2
 8006514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68ba      	ldr	r2, [r7, #8]
 800651c:	0151      	lsls	r1, r2, #5
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	440a      	add	r2, r1
 8006522:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006526:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800652a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	78db      	ldrb	r3, [r3, #3]
 8006530:	2b03      	cmp	r3, #3
 8006532:	d003      	beq.n	800653c <USB_EPClearStall+0x9e>
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	78db      	ldrb	r3, [r3, #3]
 8006538:	2b02      	cmp	r3, #2
 800653a:	d10f      	bne.n	800655c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	015a      	lsls	r2, r3, #5
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	4413      	add	r3, r2
 8006544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	0151      	lsls	r1, r2, #5
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	440a      	add	r2, r1
 8006552:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800655a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800656a:	b480      	push	{r7}
 800656c:	b085      	sub	sp, #20
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	460b      	mov	r3, r1
 8006574:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006588:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800658c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	78fb      	ldrb	r3, [r7, #3]
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800659e:	68f9      	ldr	r1, [r7, #12]
 80065a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065a4:	4313      	orrs	r3, r2
 80065a6:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80065d0:	f023 0303 	bic.w	r3, r3, #3
 80065d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065e4:	f023 0302 	bic.w	r3, r3, #2
 80065e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3714      	adds	r7, #20
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b085      	sub	sp, #20
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006612:	f023 0303 	bic.w	r3, r3, #3
 8006616:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006626:	f043 0302 	orr.w	r3, r3, #2
 800662a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800663a:	b480      	push	{r7}
 800663c:	b085      	sub	sp, #20
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	4013      	ands	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006652:	68fb      	ldr	r3, [r7, #12]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800667c:	69db      	ldr	r3, [r3, #28]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	4013      	ands	r3, r2
 8006682:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	0c1b      	lsrs	r3, r3, #16
}
 8006688:	4618      	mov	r0, r3
 800668a:	3714      	adds	r7, #20
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b0:	69db      	ldr	r3, [r3, #28]
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	4013      	ands	r3, r2
 80066b6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	b29b      	uxth	r3, r3
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80066d8:	78fb      	ldrb	r3, [r7, #3]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066ee:	695b      	ldr	r3, [r3, #20]
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	4013      	ands	r3, r2
 80066f4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066f6:	68bb      	ldr	r3, [r7, #8]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3714      	adds	r7, #20
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006704:	b480      	push	{r7}
 8006706:	b087      	sub	sp, #28
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006726:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	f003 030f 	and.w	r3, r3, #15
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	fa22 f303 	lsr.w	r3, r2, r3
 8006734:	01db      	lsls	r3, r3, #7
 8006736:	b2db      	uxtb	r3, r3
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800673e:	78fb      	ldrb	r3, [r7, #3]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	4413      	add	r3, r2
 8006746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4013      	ands	r3, r2
 8006750:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006752:	68bb      	ldr	r3, [r7, #8]
}
 8006754:	4618      	mov	r0, r3
 8006756:	371c      	adds	r7, #28
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	f003 0301 	and.w	r3, r3, #1
}
 8006770:	4618      	mov	r0, r3
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006796:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800679a:	f023 0307 	bic.w	r3, r3, #7
 800679e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
	...

080067c4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b087      	sub	sp, #28
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	460b      	mov	r3, r1
 80067ce:	607a      	str	r2, [r7, #4]
 80067d0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	333c      	adds	r3, #60	; 0x3c
 80067da:	3304      	adds	r3, #4
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	4a26      	ldr	r2, [pc, #152]	; (800687c <USB_EP0_OutStart+0xb8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d90a      	bls.n	80067fe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067f8:	d101      	bne.n	80067fe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	e037      	b.n	800686e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006804:	461a      	mov	r2, r3
 8006806:	2300      	movs	r3, #0
 8006808:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006818:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800681c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800682c:	f043 0318 	orr.w	r3, r3, #24
 8006830:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006840:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006844:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006846:	7afb      	ldrb	r3, [r7, #11]
 8006848:	2b01      	cmp	r3, #1
 800684a:	d10f      	bne.n	800686c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006852:	461a      	mov	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006866:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800686a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	371c      	adds	r7, #28
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	4f54300a 	.word	0x4f54300a

08006880 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3301      	adds	r3, #1
 8006890:	60fb      	str	r3, [r7, #12]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	4a13      	ldr	r2, [pc, #76]	; (80068e4 <USB_CoreReset+0x64>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d901      	bls.n	800689e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e01b      	b.n	80068d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	daf2      	bge.n	800688c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80068a6:	2300      	movs	r3, #0
 80068a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f043 0201 	orr.w	r2, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3301      	adds	r3, #1
 80068ba:	60fb      	str	r3, [r7, #12]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4a09      	ldr	r2, [pc, #36]	; (80068e4 <USB_CoreReset+0x64>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d901      	bls.n	80068c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e006      	b.n	80068d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	f003 0301 	and.w	r3, r3, #1
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d0f0      	beq.n	80068b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	00030d40 	.word	0x00030d40

080068e8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	460b      	mov	r3, r1
 80068f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80068f4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80068f8:	f004 faa2 	bl	800ae40 <malloc>
 80068fc:	4603      	mov	r3, r0
 80068fe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d105      	bne.n	8006912 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800690e:	2302      	movs	r3, #2
 8006910:	e066      	b.n	80069e0 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	7c1b      	ldrb	r3, [r3, #16]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d119      	bne.n	8006956 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006922:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006926:	2202      	movs	r2, #2
 8006928:	2181      	movs	r1, #129	; 0x81
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f002 f9e9 	bl	8008d02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006936:	f44f 7300 	mov.w	r3, #512	; 0x200
 800693a:	2202      	movs	r2, #2
 800693c:	2101      	movs	r1, #1
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f002 f9df 	bl	8008d02 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2210      	movs	r2, #16
 8006950:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8006954:	e016      	b.n	8006984 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006956:	2340      	movs	r3, #64	; 0x40
 8006958:	2202      	movs	r2, #2
 800695a:	2181      	movs	r1, #129	; 0x81
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f002 f9d0 	bl	8008d02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006968:	2340      	movs	r3, #64	; 0x40
 800696a:	2202      	movs	r2, #2
 800696c:	2101      	movs	r1, #1
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f002 f9c7 	bl	8008d02 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2210      	movs	r2, #16
 8006980:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006984:	2308      	movs	r3, #8
 8006986:	2203      	movs	r2, #3
 8006988:	2182      	movs	r1, #130	; 0x82
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f002 f9b9 	bl	8008d02 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	7c1b      	ldrb	r3, [r3, #16]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d109      	bne.n	80069ce <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80069c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80069c4:	2101      	movs	r1, #1
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f002 fa8a 	bl	8008ee0 <USBD_LL_PrepareReceive>
 80069cc:	e007      	b.n	80069de <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80069d4:	2340      	movs	r3, #64	; 0x40
 80069d6:	2101      	movs	r1, #1
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f002 fa81 	bl	8008ee0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	460b      	mov	r3, r1
 80069f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 80069f4:	2300      	movs	r3, #0
 80069f6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80069f8:	2181      	movs	r1, #129	; 0x81
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f002 f9a7 	bl	8008d4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006a06:	2101      	movs	r1, #1
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f002 f9a0 	bl	8008d4e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006a16:	2182      	movs	r1, #130	; 0x82
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f002 f998 	bl	8008d4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d00e      	beq.n	8006a56 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f004 fa01 	bl	800ae50 <free>
    pdev->pClassData = NULL;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b086      	sub	sp, #24
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a70:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006a72:	2300      	movs	r3, #0
 8006a74:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006a76:	2300      	movs	r3, #0
 8006a78:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d03a      	beq.n	8006b00 <USBD_CDC_Setup+0xa0>
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	f040 8097 	bne.w	8006bbe <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	88db      	ldrh	r3, [r3, #6]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d029      	beq.n	8006aec <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	b25b      	sxtb	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	da11      	bge.n	8006ac6 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8006aae:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ab0:	683a      	ldr	r2, [r7, #0]
 8006ab2:	88d2      	ldrh	r2, [r2, #6]
 8006ab4:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006ab6:	6939      	ldr	r1, [r7, #16]
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	88db      	ldrh	r3, [r3, #6]
 8006abc:	461a      	mov	r2, r3
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f001 fa9d 	bl	8007ffe <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8006ac4:	e082      	b.n	8006bcc <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	785a      	ldrb	r2, [r3, #1]
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	88db      	ldrh	r3, [r3, #6]
 8006ad4:	b2da      	uxtb	r2, r3
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006adc:	6939      	ldr	r1, [r7, #16]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	88db      	ldrh	r3, [r3, #6]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f001 fab6 	bl	8008056 <USBD_CtlPrepareRx>
    break;
 8006aea:	e06f      	b.n	8006bcc <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	7850      	ldrb	r0, [r2, #1]
 8006af8:	2200      	movs	r2, #0
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	4798      	blx	r3
    break;
 8006afe:	e065      	b.n	8006bcc <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	785b      	ldrb	r3, [r3, #1]
 8006b04:	2b0b      	cmp	r3, #11
 8006b06:	d84f      	bhi.n	8006ba8 <USBD_CDC_Setup+0x148>
 8006b08:	a201      	add	r2, pc, #4	; (adr r2, 8006b10 <USBD_CDC_Setup+0xb0>)
 8006b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0e:	bf00      	nop
 8006b10:	08006b41 	.word	0x08006b41
 8006b14:	08006bb7 	.word	0x08006bb7
 8006b18:	08006ba9 	.word	0x08006ba9
 8006b1c:	08006ba9 	.word	0x08006ba9
 8006b20:	08006ba9 	.word	0x08006ba9
 8006b24:	08006ba9 	.word	0x08006ba9
 8006b28:	08006ba9 	.word	0x08006ba9
 8006b2c:	08006ba9 	.word	0x08006ba9
 8006b30:	08006ba9 	.word	0x08006ba9
 8006b34:	08006ba9 	.word	0x08006ba9
 8006b38:	08006b69 	.word	0x08006b69
 8006b3c:	08006b91 	.word	0x08006b91
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b46:	2b03      	cmp	r3, #3
 8006b48:	d107      	bne.n	8006b5a <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006b4a:	f107 030c 	add.w	r3, r7, #12
 8006b4e:	2202      	movs	r2, #2
 8006b50:	4619      	mov	r1, r3
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f001 fa53 	bl	8007ffe <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8006b58:	e030      	b.n	8006bbc <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8006b5a:	6839      	ldr	r1, [r7, #0]
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f001 f9dd 	bl	8007f1c <USBD_CtlError>
        ret = USBD_FAIL;
 8006b62:	2303      	movs	r3, #3
 8006b64:	75fb      	strb	r3, [r7, #23]
      break;
 8006b66:	e029      	b.n	8006bbc <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b6e:	2b03      	cmp	r3, #3
 8006b70:	d107      	bne.n	8006b82 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006b72:	f107 030f 	add.w	r3, r7, #15
 8006b76:	2201      	movs	r2, #1
 8006b78:	4619      	mov	r1, r3
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f001 fa3f 	bl	8007ffe <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8006b80:	e01c      	b.n	8006bbc <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8006b82:	6839      	ldr	r1, [r7, #0]
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f001 f9c9 	bl	8007f1c <USBD_CtlError>
        ret = USBD_FAIL;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	75fb      	strb	r3, [r7, #23]
      break;
 8006b8e:	e015      	b.n	8006bbc <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b96:	2b03      	cmp	r3, #3
 8006b98:	d00f      	beq.n	8006bba <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8006b9a:	6839      	ldr	r1, [r7, #0]
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f001 f9bd 	bl	8007f1c <USBD_CtlError>
        ret = USBD_FAIL;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006ba6:	e008      	b.n	8006bba <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8006ba8:	6839      	ldr	r1, [r7, #0]
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f001 f9b6 	bl	8007f1c <USBD_CtlError>
      ret = USBD_FAIL;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	75fb      	strb	r3, [r7, #23]
      break;
 8006bb4:	e002      	b.n	8006bbc <USBD_CDC_Setup+0x15c>
      break;
 8006bb6:	bf00      	nop
 8006bb8:	e008      	b.n	8006bcc <USBD_CDC_Setup+0x16c>
      break;
 8006bba:	bf00      	nop
    }
    break;
 8006bbc:	e006      	b.n	8006bcc <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f001 f9ab 	bl	8007f1c <USBD_CtlError>
    ret = USBD_FAIL;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	75fb      	strb	r3, [r7, #23]
    break;
 8006bca:	bf00      	nop
  }

  return (uint8_t)ret;
 8006bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop

08006bd8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	460b      	mov	r3, r1
 8006be2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006bea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e049      	b.n	8006c8e <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c00:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006c02:	78fa      	ldrb	r2, [r7, #3]
 8006c04:	6879      	ldr	r1, [r7, #4]
 8006c06:	4613      	mov	r3, r2
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	440b      	add	r3, r1
 8006c10:	3318      	adds	r3, #24
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d029      	beq.n	8006c6c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006c18:	78fa      	ldrb	r2, [r7, #3]
 8006c1a:	6879      	ldr	r1, [r7, #4]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	4413      	add	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	440b      	add	r3, r1
 8006c26:	3318      	adds	r3, #24
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	78f9      	ldrb	r1, [r7, #3]
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	460b      	mov	r3, r1
 8006c30:	00db      	lsls	r3, r3, #3
 8006c32:	1a5b      	subs	r3, r3, r1
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	4403      	add	r3, r0
 8006c38:	3344      	adds	r3, #68	; 0x44
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006c40:	fb03 f301 	mul.w	r3, r3, r1
 8006c44:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d110      	bne.n	8006c6c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006c4a:	78fa      	ldrb	r2, [r7, #3]
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	440b      	add	r3, r1
 8006c58:	3318      	adds	r3, #24
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006c5e:	78f9      	ldrb	r1, [r7, #3]
 8006c60:	2300      	movs	r3, #0
 8006c62:	2200      	movs	r2, #0
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f002 f91a 	bl	8008e9e <USBD_LL_Transmit>
 8006c6a:	e00f      	b.n	8006c8c <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	68ba      	ldr	r2, [r7, #8]
 8006c7e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006c88:	78fa      	ldrb	r2, [r7, #3]
 8006c8a:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b084      	sub	sp, #16
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ca8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e015      	b.n	8006ce4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	4619      	mov	r1, r3
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f002 f930 	bl	8008f22 <USBD_LL_GetRxDataSize>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006cde:	4611      	mov	r1, r2
 8006ce0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006cfa:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d015      	beq.n	8006d32 <USBD_CDC_EP0_RxReady+0x46>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006d0c:	2bff      	cmp	r3, #255	; 0xff
 8006d0e:	d010      	beq.n	8006d32 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006d1e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006d26:	b292      	uxth	r2, r2
 8006d28:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	22ff      	movs	r2, #255	; 0xff
 8006d2e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2243      	movs	r2, #67	; 0x43
 8006d48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006d4a:	4b03      	ldr	r3, [pc, #12]	; (8006d58 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	20000494 	.word	0x20000494

08006d5c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2243      	movs	r2, #67	; 0x43
 8006d68:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006d6a:	4b03      	ldr	r3, [pc, #12]	; (8006d78 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr
 8006d78:	20000450 	.word	0x20000450

08006d7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2243      	movs	r2, #67	; 0x43
 8006d88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006d8a:	4b03      	ldr	r3, [pc, #12]	; (8006d98 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr
 8006d98:	200004d8 	.word	0x200004d8

08006d9c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	220a      	movs	r2, #10
 8006da8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006daa:	4b03      	ldr	r3, [pc, #12]	; (8006db8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr
 8006db8:	2000040c 	.word	0x2000040c

08006dbc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d101      	bne.n	8006dd0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	e004      	b.n	8006dda <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b087      	sub	sp, #28
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	60f8      	str	r0, [r7, #12]
 8006dee:	60b9      	str	r1, [r7, #8]
 8006df0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006df8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006e0a:	2300      	movs	r3, #0
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e28:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	683a      	ldr	r2, [r7, #0]
 8006e2e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3714      	adds	r7, #20
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e4e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006e50:	2301      	movs	r3, #1
 8006e52:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e01a      	b.n	8006e98 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d114      	bne.n	8006e96 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e8a:	2181      	movs	r1, #129	; 0x81
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f002 f806 	bl	8008e9e <USBD_LL_Transmit>

    ret = USBD_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006eae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e016      	b.n	8006eec <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	7c1b      	ldrb	r3, [r3, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d109      	bne.n	8006eda <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ecc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f002 f804 	bl	8008ee0 <USBD_LL_PrepareReceive>
 8006ed8:	e007      	b.n	8006eea <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ee0:	2340      	movs	r3, #64	; 0x40
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f001 fffb 	bl	8008ee0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b086      	sub	sp, #24
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	4613      	mov	r3, r2
 8006f00:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d101      	bne.n	8006f0c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e025      	b.n	8006f58 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d003      	beq.n	8006f1e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d003      	beq.n	8006f30 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	79fa      	ldrb	r2, [r7, #7]
 8006f4a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f001 fe71 	bl	8008c34 <USBD_LL_Init>
 8006f52:	4603      	mov	r3, r0
 8006f54:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3718      	adds	r7, #24
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d101      	bne.n	8006f78 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e010      	b.n	8006f9a <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	683a      	ldr	r2, [r7, #0]
 8006f7c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f88:	f107 020e 	add.w	r2, r7, #14
 8006f8c:	4610      	mov	r0, r2
 8006f8e:	4798      	blx	r3
 8006f90:	4602      	mov	r2, r0
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3710      	adds	r7, #16
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b082      	sub	sp, #8
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f001 fe8e 	bl	8008ccc <USBD_LL_Start>
 8006fb0:	4603      	mov	r3, r0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3708      	adds	r7, #8
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b083      	sub	sp, #12
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d009      	beq.n	8006ffe <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	78fa      	ldrb	r2, [r7, #3]
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	4798      	blx	r3
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	460b      	mov	r3, r1
 8007012:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800701a:	2b00      	cmp	r3, #0
 800701c:	d007      	beq.n	800702e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	78fa      	ldrb	r2, [r7, #3]
 8007028:	4611      	mov	r1, r2
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	4798      	blx	r3
  }

  return USBD_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	4618      	mov	r0, r3
 800704c:	f000 ff2c 	bl	8007ea8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800705e:	461a      	mov	r2, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800706c:	f003 031f 	and.w	r3, r3, #31
 8007070:	2b01      	cmp	r3, #1
 8007072:	d00e      	beq.n	8007092 <USBD_LL_SetupStage+0x5a>
 8007074:	2b01      	cmp	r3, #1
 8007076:	d302      	bcc.n	800707e <USBD_LL_SetupStage+0x46>
 8007078:	2b02      	cmp	r3, #2
 800707a:	d014      	beq.n	80070a6 <USBD_LL_SetupStage+0x6e>
 800707c:	e01d      	b.n	80070ba <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007084:	4619      	mov	r1, r3
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fa18 	bl	80074bc <USBD_StdDevReq>
 800708c:	4603      	mov	r3, r0
 800708e:	73fb      	strb	r3, [r7, #15]
      break;
 8007090:	e020      	b.n	80070d4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007098:	4619      	mov	r1, r3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 fa7c 	bl	8007598 <USBD_StdItfReq>
 80070a0:	4603      	mov	r3, r0
 80070a2:	73fb      	strb	r3, [r7, #15]
      break;
 80070a4:	e016      	b.n	80070d4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80070ac:	4619      	mov	r1, r3
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fab8 	bl	8007624 <USBD_StdEPReq>
 80070b4:	4603      	mov	r3, r0
 80070b6:	73fb      	strb	r3, [r7, #15]
      break;
 80070b8:	e00c      	b.n	80070d4 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80070c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	4619      	mov	r1, r3
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f001 fe5f 	bl	8008d8c <USBD_LL_StallEP>
 80070ce:	4603      	mov	r3, r0
 80070d0:	73fb      	strb	r3, [r7, #15]
      break;
 80070d2:	bf00      	nop
  }

  return ret;
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b086      	sub	sp, #24
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	60f8      	str	r0, [r7, #12]
 80070e6:	460b      	mov	r3, r1
 80070e8:	607a      	str	r2, [r7, #4]
 80070ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80070ec:	7afb      	ldrb	r3, [r7, #11]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d137      	bne.n	8007162 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80070f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007100:	2b03      	cmp	r3, #3
 8007102:	d14a      	bne.n	800719a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	689a      	ldr	r2, [r3, #8]
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	429a      	cmp	r2, r3
 800710e:	d913      	bls.n	8007138 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	689a      	ldr	r2, [r3, #8]
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	1ad2      	subs	r2, r2, r3
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	68da      	ldr	r2, [r3, #12]
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	4293      	cmp	r3, r2
 8007128:	bf28      	it	cs
 800712a:	4613      	movcs	r3, r2
 800712c:	461a      	mov	r2, r3
 800712e:	6879      	ldr	r1, [r7, #4]
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 ffad 	bl	8008090 <USBD_CtlContinueRx>
 8007136:	e030      	b.n	800719a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00a      	beq.n	800715a <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800714a:	2b03      	cmp	r3, #3
 800714c:	d105      	bne.n	800715a <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 ffa9 	bl	80080b2 <USBD_CtlSendStatus>
 8007160:	e01b      	b.n	800719a <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d013      	beq.n	8007196 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007174:	2b03      	cmp	r3, #3
 8007176:	d10e      	bne.n	8007196 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	7afa      	ldrb	r2, [r7, #11]
 8007182:	4611      	mov	r1, r2
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	4798      	blx	r3
 8007188:	4603      	mov	r3, r0
 800718a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800718c:	7dfb      	ldrb	r3, [r7, #23]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8007192:	7dfb      	ldrb	r3, [r7, #23]
 8007194:	e002      	b.n	800719c <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007196:	2303      	movs	r3, #3
 8007198:	e000      	b.n	800719c <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3718      	adds	r7, #24
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	460b      	mov	r3, r1
 80071ae:	607a      	str	r2, [r7, #4]
 80071b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80071b2:	7afb      	ldrb	r3, [r7, #11]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d16a      	bne.n	800728e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	3314      	adds	r3, #20
 80071bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d155      	bne.n	8007274 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d914      	bls.n	80071fe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	689a      	ldr	r2, [r3, #8]
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	1ad2      	subs	r2, r2, r3
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	461a      	mov	r2, r3
 80071e8:	6879      	ldr	r1, [r7, #4]
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 ff22 	bl	8008034 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80071f0:	2300      	movs	r3, #0
 80071f2:	2200      	movs	r2, #0
 80071f4:	2100      	movs	r1, #0
 80071f6:	68f8      	ldr	r0, [r7, #12]
 80071f8:	f001 fe72 	bl	8008ee0 <USBD_LL_PrepareReceive>
 80071fc:	e03a      	b.n	8007274 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	68da      	ldr	r2, [r3, #12]
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	429a      	cmp	r2, r3
 8007208:	d11c      	bne.n	8007244 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	685a      	ldr	r2, [r3, #4]
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007212:	429a      	cmp	r2, r3
 8007214:	d316      	bcc.n	8007244 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007220:	429a      	cmp	r2, r3
 8007222:	d20f      	bcs.n	8007244 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007224:	2200      	movs	r2, #0
 8007226:	2100      	movs	r1, #0
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 ff03 	bl	8008034 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2200      	movs	r2, #0
 8007232:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007236:	2300      	movs	r3, #0
 8007238:	2200      	movs	r2, #0
 800723a:	2100      	movs	r1, #0
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f001 fe4f 	bl	8008ee0 <USBD_LL_PrepareReceive>
 8007242:	e017      	b.n	8007274 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00a      	beq.n	8007266 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007256:	2b03      	cmp	r3, #3
 8007258:	d105      	bne.n	8007266 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007266:	2180      	movs	r1, #128	; 0x80
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f001 fd8f 	bl	8008d8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f000 ff32 	bl	80080d8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800727a:	2b01      	cmp	r3, #1
 800727c:	d123      	bne.n	80072c6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f7ff fe9b 	bl	8006fba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800728c:	e01b      	b.n	80072c6 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007294:	695b      	ldr	r3, [r3, #20]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d013      	beq.n	80072c2 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80072a0:	2b03      	cmp	r3, #3
 80072a2:	d10e      	bne.n	80072c2 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	7afa      	ldrb	r2, [r7, #11]
 80072ae:	4611      	mov	r1, r2
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	4798      	blx	r3
 80072b4:	4603      	mov	r3, r0
 80072b6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80072b8:	7dfb      	ldrb	r3, [r7, #23]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d003      	beq.n	80072c6 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80072be:	7dfb      	ldrb	r3, [r7, #23]
 80072c0:	e002      	b.n	80072c8 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80072c2:	2303      	movs	r3, #3
 80072c4:	e000      	b.n	80072c8 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3718      	adds	r7, #24
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d009      	beq.n	8007314 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6852      	ldr	r2, [r2, #4]
 800730c:	b2d2      	uxtb	r2, r2
 800730e:	4611      	mov	r1, r2
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007314:	2340      	movs	r3, #64	; 0x40
 8007316:	2200      	movs	r2, #0
 8007318:	2100      	movs	r1, #0
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f001 fcf1 	bl	8008d02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2240      	movs	r2, #64	; 0x40
 800732c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007330:	2340      	movs	r3, #64	; 0x40
 8007332:	2200      	movs	r2, #0
 8007334:	2180      	movs	r1, #128	; 0x80
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f001 fce3 	bl	8008d02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2240      	movs	r2, #64	; 0x40
 8007346:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	3708      	adds	r7, #8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
 800735a:	460b      	mov	r3, r1
 800735c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	78fa      	ldrb	r2, [r7, #3]
 8007362:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007372:	b480      	push	{r7}
 8007374:	b083      	sub	sp, #12
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2204      	movs	r2, #4
 800738a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073aa:	2b04      	cmp	r3, #4
 80073ac:	d105      	bne.n	80073ba <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d10b      	bne.n	80073f2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073e0:	69db      	ldr	r3, [r3, #28]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d005      	beq.n	80073f2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	460b      	mov	r3, r1
 8007406:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	370c      	adds	r7, #12
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr

08007416 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007416:	b480      	push	{r7}
 8007418:	b083      	sub	sp, #12
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
 800741e:	460b      	mov	r3, r1
 8007420:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b082      	sub	sp, #8
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2201      	movs	r2, #1
 8007452:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800745c:	2b00      	cmp	r3, #0
 800745e:	d009      	beq.n	8007474 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	6852      	ldr	r2, [r2, #4]
 800746c:	b2d2      	uxtb	r2, r2
 800746e:	4611      	mov	r1, r2
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	4798      	blx	r3
  }

  return USBD_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3708      	adds	r7, #8
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800747e:	b480      	push	{r7}
 8007480:	b087      	sub	sp, #28
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	3301      	adds	r3, #1
 8007494:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800749c:	8a3b      	ldrh	r3, [r7, #16]
 800749e:	021b      	lsls	r3, r3, #8
 80074a0:	b21a      	sxth	r2, r3
 80074a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	b21b      	sxth	r3, r3
 80074aa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80074ac:	89fb      	ldrh	r3, [r7, #14]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	371c      	adds	r7, #28
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
	...

080074bc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80074d2:	2b20      	cmp	r3, #32
 80074d4:	d004      	beq.n	80074e0 <USBD_StdDevReq+0x24>
 80074d6:	2b40      	cmp	r3, #64	; 0x40
 80074d8:	d002      	beq.n	80074e0 <USBD_StdDevReq+0x24>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00a      	beq.n	80074f4 <USBD_StdDevReq+0x38>
 80074de:	e050      	b.n	8007582 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	6839      	ldr	r1, [r7, #0]
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	4798      	blx	r3
 80074ee:	4603      	mov	r3, r0
 80074f0:	73fb      	strb	r3, [r7, #15]
    break;
 80074f2:	e04b      	b.n	800758c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	785b      	ldrb	r3, [r3, #1]
 80074f8:	2b09      	cmp	r3, #9
 80074fa:	d83c      	bhi.n	8007576 <USBD_StdDevReq+0xba>
 80074fc:	a201      	add	r2, pc, #4	; (adr r2, 8007504 <USBD_StdDevReq+0x48>)
 80074fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007502:	bf00      	nop
 8007504:	08007559 	.word	0x08007559
 8007508:	0800756d 	.word	0x0800756d
 800750c:	08007577 	.word	0x08007577
 8007510:	08007563 	.word	0x08007563
 8007514:	08007577 	.word	0x08007577
 8007518:	08007537 	.word	0x08007537
 800751c:	0800752d 	.word	0x0800752d
 8007520:	08007577 	.word	0x08007577
 8007524:	0800754f 	.word	0x0800754f
 8007528:	08007541 	.word	0x08007541
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800752c:	6839      	ldr	r1, [r7, #0]
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 f9ce 	bl	80078d0 <USBD_GetDescriptor>
      break;
 8007534:	e024      	b.n	8007580 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8007536:	6839      	ldr	r1, [r7, #0]
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 fb33 	bl	8007ba4 <USBD_SetAddress>
      break;
 800753e:	e01f      	b.n	8007580 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8007540:	6839      	ldr	r1, [r7, #0]
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 fb70 	bl	8007c28 <USBD_SetConfig>
 8007548:	4603      	mov	r3, r0
 800754a:	73fb      	strb	r3, [r7, #15]
      break;
 800754c:	e018      	b.n	8007580 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800754e:	6839      	ldr	r1, [r7, #0]
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 fc0d 	bl	8007d70 <USBD_GetConfig>
      break;
 8007556:	e013      	b.n	8007580 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8007558:	6839      	ldr	r1, [r7, #0]
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 fc3c 	bl	8007dd8 <USBD_GetStatus>
      break;
 8007560:	e00e      	b.n	8007580 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8007562:	6839      	ldr	r1, [r7, #0]
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 fc6a 	bl	8007e3e <USBD_SetFeature>
      break;
 800756a:	e009      	b.n	8007580 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800756c:	6839      	ldr	r1, [r7, #0]
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 fc79 	bl	8007e66 <USBD_ClrFeature>
      break;
 8007574:	e004      	b.n	8007580 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8007576:	6839      	ldr	r1, [r7, #0]
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 fccf 	bl	8007f1c <USBD_CtlError>
      break;
 800757e:	bf00      	nop
    }
    break;
 8007580:	e004      	b.n	800758c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8007582:	6839      	ldr	r1, [r7, #0]
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fcc9 	bl	8007f1c <USBD_CtlError>
    break;
 800758a:	bf00      	nop
  }

  return ret;
 800758c:	7bfb      	ldrb	r3, [r7, #15]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop

08007598 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075a2:	2300      	movs	r3, #0
 80075a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80075ae:	2b20      	cmp	r3, #32
 80075b0:	d003      	beq.n	80075ba <USBD_StdItfReq+0x22>
 80075b2:	2b40      	cmp	r3, #64	; 0x40
 80075b4:	d001      	beq.n	80075ba <USBD_StdItfReq+0x22>
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d12a      	bne.n	8007610 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075c0:	3b01      	subs	r3, #1
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d81d      	bhi.n	8007602 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	889b      	ldrh	r3, [r3, #4]
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d813      	bhi.n	80075f8 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	6839      	ldr	r1, [r7, #0]
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	4798      	blx	r3
 80075de:	4603      	mov	r3, r0
 80075e0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	88db      	ldrh	r3, [r3, #6]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d110      	bne.n	800760c <USBD_StdItfReq+0x74>
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d10d      	bne.n	800760c <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 fd5e 	bl	80080b2 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80075f6:	e009      	b.n	800760c <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 80075f8:	6839      	ldr	r1, [r7, #0]
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 fc8e 	bl	8007f1c <USBD_CtlError>
      break;
 8007600:	e004      	b.n	800760c <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8007602:	6839      	ldr	r1, [r7, #0]
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 fc89 	bl	8007f1c <USBD_CtlError>
      break;
 800760a:	e000      	b.n	800760e <USBD_StdItfReq+0x76>
      break;
 800760c:	bf00      	nop
    }
    break;
 800760e:	e004      	b.n	800761a <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8007610:	6839      	ldr	r1, [r7, #0]
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 fc82 	bl	8007f1c <USBD_CtlError>
    break;
 8007618:	bf00      	nop
  }

  return ret;
 800761a:	7bfb      	ldrb	r3, [r7, #15]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	889b      	ldrh	r3, [r3, #4]
 8007636:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007640:	2b20      	cmp	r3, #32
 8007642:	d004      	beq.n	800764e <USBD_StdEPReq+0x2a>
 8007644:	2b40      	cmp	r3, #64	; 0x40
 8007646:	d002      	beq.n	800764e <USBD_StdEPReq+0x2a>
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00a      	beq.n	8007662 <USBD_StdEPReq+0x3e>
 800764c:	e135      	b.n	80078ba <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	6839      	ldr	r1, [r7, #0]
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	4798      	blx	r3
 800765c:	4603      	mov	r3, r0
 800765e:	73fb      	strb	r3, [r7, #15]
    break;
 8007660:	e130      	b.n	80078c4 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	785b      	ldrb	r3, [r3, #1]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d03e      	beq.n	80076e8 <USBD_StdEPReq+0xc4>
 800766a:	2b03      	cmp	r3, #3
 800766c:	d002      	beq.n	8007674 <USBD_StdEPReq+0x50>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d077      	beq.n	8007762 <USBD_StdEPReq+0x13e>
 8007672:	e11c      	b.n	80078ae <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800767a:	2b02      	cmp	r3, #2
 800767c:	d002      	beq.n	8007684 <USBD_StdEPReq+0x60>
 800767e:	2b03      	cmp	r3, #3
 8007680:	d015      	beq.n	80076ae <USBD_StdEPReq+0x8a>
 8007682:	e02b      	b.n	80076dc <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007684:	7bbb      	ldrb	r3, [r7, #14]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00c      	beq.n	80076a4 <USBD_StdEPReq+0x80>
 800768a:	7bbb      	ldrb	r3, [r7, #14]
 800768c:	2b80      	cmp	r3, #128	; 0x80
 800768e:	d009      	beq.n	80076a4 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007690:	7bbb      	ldrb	r3, [r7, #14]
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f001 fb79 	bl	8008d8c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800769a:	2180      	movs	r1, #128	; 0x80
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f001 fb75 	bl	8008d8c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80076a2:	e020      	b.n	80076e6 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 fc38 	bl	8007f1c <USBD_CtlError>
        break;
 80076ac:	e01b      	b.n	80076e6 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	885b      	ldrh	r3, [r3, #2]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10e      	bne.n	80076d4 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80076b6:	7bbb      	ldrb	r3, [r7, #14]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00b      	beq.n	80076d4 <USBD_StdEPReq+0xb0>
 80076bc:	7bbb      	ldrb	r3, [r7, #14]
 80076be:	2b80      	cmp	r3, #128	; 0x80
 80076c0:	d008      	beq.n	80076d4 <USBD_StdEPReq+0xb0>
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	88db      	ldrh	r3, [r3, #6]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d104      	bne.n	80076d4 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80076ca:	7bbb      	ldrb	r3, [r7, #14]
 80076cc:	4619      	mov	r1, r3
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f001 fb5c 	bl	8008d8c <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fcec 	bl	80080b2 <USBD_CtlSendStatus>

        break;
 80076da:	e004      	b.n	80076e6 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 80076dc:	6839      	ldr	r1, [r7, #0]
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 fc1c 	bl	8007f1c <USBD_CtlError>
        break;
 80076e4:	bf00      	nop
      }
      break;
 80076e6:	e0e7      	b.n	80078b8 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d002      	beq.n	80076f8 <USBD_StdEPReq+0xd4>
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d015      	beq.n	8007722 <USBD_StdEPReq+0xfe>
 80076f6:	e02d      	b.n	8007754 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076f8:	7bbb      	ldrb	r3, [r7, #14]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00c      	beq.n	8007718 <USBD_StdEPReq+0xf4>
 80076fe:	7bbb      	ldrb	r3, [r7, #14]
 8007700:	2b80      	cmp	r3, #128	; 0x80
 8007702:	d009      	beq.n	8007718 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007704:	7bbb      	ldrb	r3, [r7, #14]
 8007706:	4619      	mov	r1, r3
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f001 fb3f 	bl	8008d8c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800770e:	2180      	movs	r1, #128	; 0x80
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f001 fb3b 	bl	8008d8c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8007716:	e023      	b.n	8007760 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8007718:	6839      	ldr	r1, [r7, #0]
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 fbfe 	bl	8007f1c <USBD_CtlError>
        break;
 8007720:	e01e      	b.n	8007760 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	885b      	ldrh	r3, [r3, #2]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d119      	bne.n	800775e <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800772a:	7bbb      	ldrb	r3, [r7, #14]
 800772c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007730:	2b00      	cmp	r3, #0
 8007732:	d004      	beq.n	800773e <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007734:	7bbb      	ldrb	r3, [r7, #14]
 8007736:	4619      	mov	r1, r3
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f001 fb46 	bl	8008dca <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fcb7 	bl	80080b2 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	4798      	blx	r3
        }
        break;
 8007752:	e004      	b.n	800775e <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8007754:	6839      	ldr	r1, [r7, #0]
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 fbe0 	bl	8007f1c <USBD_CtlError>
        break;
 800775c:	e000      	b.n	8007760 <USBD_StdEPReq+0x13c>
        break;
 800775e:	bf00      	nop
      }
      break;
 8007760:	e0aa      	b.n	80078b8 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007768:	2b02      	cmp	r3, #2
 800776a:	d002      	beq.n	8007772 <USBD_StdEPReq+0x14e>
 800776c:	2b03      	cmp	r3, #3
 800776e:	d032      	beq.n	80077d6 <USBD_StdEPReq+0x1b2>
 8007770:	e097      	b.n	80078a2 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007772:	7bbb      	ldrb	r3, [r7, #14]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d007      	beq.n	8007788 <USBD_StdEPReq+0x164>
 8007778:	7bbb      	ldrb	r3, [r7, #14]
 800777a:	2b80      	cmp	r3, #128	; 0x80
 800777c:	d004      	beq.n	8007788 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800777e:	6839      	ldr	r1, [r7, #0]
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fbcb 	bl	8007f1c <USBD_CtlError>
          break;
 8007786:	e091      	b.n	80078ac <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007788:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800778c:	2b00      	cmp	r3, #0
 800778e:	da0b      	bge.n	80077a8 <USBD_StdEPReq+0x184>
 8007790:	7bbb      	ldrb	r3, [r7, #14]
 8007792:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007796:	4613      	mov	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4413      	add	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	3310      	adds	r3, #16
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	4413      	add	r3, r2
 80077a4:	3304      	adds	r3, #4
 80077a6:	e00b      	b.n	80077c0 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80077a8:	7bbb      	ldrb	r3, [r7, #14]
 80077aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077ae:	4613      	mov	r3, r2
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	4413      	add	r3, r2
 80077be:	3304      	adds	r3, #4
 80077c0:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	2200      	movs	r2, #0
 80077c6:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2202      	movs	r2, #2
 80077cc:	4619      	mov	r1, r3
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 fc15 	bl	8007ffe <USBD_CtlSendData>
        break;
 80077d4:	e06a      	b.n	80078ac <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 80077d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	da11      	bge.n	8007802 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80077de:	7bbb      	ldrb	r3, [r7, #14]
 80077e0:	f003 020f 	and.w	r2, r3, #15
 80077e4:	6879      	ldr	r1, [r7, #4]
 80077e6:	4613      	mov	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4413      	add	r3, r2
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	440b      	add	r3, r1
 80077f0:	3324      	adds	r3, #36	; 0x24
 80077f2:	881b      	ldrh	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d117      	bne.n	8007828 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 80077f8:	6839      	ldr	r1, [r7, #0]
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 fb8e 	bl	8007f1c <USBD_CtlError>
            break;
 8007800:	e054      	b.n	80078ac <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007802:	7bbb      	ldrb	r3, [r7, #14]
 8007804:	f003 020f 	and.w	r2, r3, #15
 8007808:	6879      	ldr	r1, [r7, #4]
 800780a:	4613      	mov	r3, r2
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	4413      	add	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	440b      	add	r3, r1
 8007814:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007818:	881b      	ldrh	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d104      	bne.n	8007828 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800781e:	6839      	ldr	r1, [r7, #0]
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 fb7b 	bl	8007f1c <USBD_CtlError>
            break;
 8007826:	e041      	b.n	80078ac <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007828:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800782c:	2b00      	cmp	r3, #0
 800782e:	da0b      	bge.n	8007848 <USBD_StdEPReq+0x224>
 8007830:	7bbb      	ldrb	r3, [r7, #14]
 8007832:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	3310      	adds	r3, #16
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	4413      	add	r3, r2
 8007844:	3304      	adds	r3, #4
 8007846:	e00b      	b.n	8007860 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007848:	7bbb      	ldrb	r3, [r7, #14]
 800784a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800784e:	4613      	mov	r3, r2
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	4413      	add	r3, r2
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	4413      	add	r3, r2
 800785e:	3304      	adds	r3, #4
 8007860:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007862:	7bbb      	ldrb	r3, [r7, #14]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <USBD_StdEPReq+0x24a>
 8007868:	7bbb      	ldrb	r3, [r7, #14]
 800786a:	2b80      	cmp	r3, #128	; 0x80
 800786c:	d103      	bne.n	8007876 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	2200      	movs	r2, #0
 8007872:	601a      	str	r2, [r3, #0]
 8007874:	e00e      	b.n	8007894 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007876:	7bbb      	ldrb	r3, [r7, #14]
 8007878:	4619      	mov	r1, r3
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f001 fac4 	bl	8008e08 <USBD_LL_IsStallEP>
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	2201      	movs	r2, #1
 800788a:	601a      	str	r2, [r3, #0]
 800788c:	e002      	b.n	8007894 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	2200      	movs	r2, #0
 8007892:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2202      	movs	r2, #2
 8007898:	4619      	mov	r1, r3
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 fbaf 	bl	8007ffe <USBD_CtlSendData>
          break;
 80078a0:	e004      	b.n	80078ac <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 80078a2:	6839      	ldr	r1, [r7, #0]
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 fb39 	bl	8007f1c <USBD_CtlError>
        break;
 80078aa:	bf00      	nop
      }
      break;
 80078ac:	e004      	b.n	80078b8 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 80078ae:	6839      	ldr	r1, [r7, #0]
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 fb33 	bl	8007f1c <USBD_CtlError>
      break;
 80078b6:	bf00      	nop
    }
    break;
 80078b8:	e004      	b.n	80078c4 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 80078ba:	6839      	ldr	r1, [r7, #0]
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f000 fb2d 	bl	8007f1c <USBD_CtlError>
    break;
 80078c2:	bf00      	nop
  }

  return ret;
 80078c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
	...

080078d0 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80078e2:	2300      	movs	r3, #0
 80078e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	885b      	ldrh	r3, [r3, #2]
 80078ea:	0a1b      	lsrs	r3, r3, #8
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	3b01      	subs	r3, #1
 80078f0:	2b06      	cmp	r3, #6
 80078f2:	f200 8128 	bhi.w	8007b46 <USBD_GetDescriptor+0x276>
 80078f6:	a201      	add	r2, pc, #4	; (adr r2, 80078fc <USBD_GetDescriptor+0x2c>)
 80078f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078fc:	08007919 	.word	0x08007919
 8007900:	08007931 	.word	0x08007931
 8007904:	08007971 	.word	0x08007971
 8007908:	08007b47 	.word	0x08007b47
 800790c:	08007b47 	.word	0x08007b47
 8007910:	08007ae7 	.word	0x08007ae7
 8007914:	08007b13 	.word	0x08007b13
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	7c12      	ldrb	r2, [r2, #16]
 8007924:	f107 0108 	add.w	r1, r7, #8
 8007928:	4610      	mov	r0, r2
 800792a:	4798      	blx	r3
 800792c:	60f8      	str	r0, [r7, #12]
    break;
 800792e:	e112      	b.n	8007b56 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	7c1b      	ldrb	r3, [r3, #16]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d10d      	bne.n	8007954 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800793e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007940:	f107 0208 	add.w	r2, r7, #8
 8007944:	4610      	mov	r0, r2
 8007946:	4798      	blx	r3
 8007948:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	3301      	adds	r3, #1
 800794e:	2202      	movs	r2, #2
 8007950:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8007952:	e100      	b.n	8007b56 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800795a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795c:	f107 0208 	add.w	r2, r7, #8
 8007960:	4610      	mov	r0, r2
 8007962:	4798      	blx	r3
 8007964:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	3301      	adds	r3, #1
 800796a:	2202      	movs	r2, #2
 800796c:	701a      	strb	r2, [r3, #0]
    break;
 800796e:	e0f2      	b.n	8007b56 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	885b      	ldrh	r3, [r3, #2]
 8007974:	b2db      	uxtb	r3, r3
 8007976:	2b05      	cmp	r3, #5
 8007978:	f200 80ac 	bhi.w	8007ad4 <USBD_GetDescriptor+0x204>
 800797c:	a201      	add	r2, pc, #4	; (adr r2, 8007984 <USBD_GetDescriptor+0xb4>)
 800797e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007982:	bf00      	nop
 8007984:	0800799d 	.word	0x0800799d
 8007988:	080079d1 	.word	0x080079d1
 800798c:	08007a05 	.word	0x08007a05
 8007990:	08007a39 	.word	0x08007a39
 8007994:	08007a6d 	.word	0x08007a6d
 8007998:	08007aa1 	.word	0x08007aa1
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00b      	beq.n	80079c0 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	7c12      	ldrb	r2, [r2, #16]
 80079b4:	f107 0108 	add.w	r1, r7, #8
 80079b8:	4610      	mov	r0, r2
 80079ba:	4798      	blx	r3
 80079bc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80079be:	e091      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80079c0:	6839      	ldr	r1, [r7, #0]
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 faaa 	bl	8007f1c <USBD_CtlError>
        err++;
 80079c8:	7afb      	ldrb	r3, [r7, #11]
 80079ca:	3301      	adds	r3, #1
 80079cc:	72fb      	strb	r3, [r7, #11]
      break;
 80079ce:	e089      	b.n	8007ae4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00b      	beq.n	80079f4 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	7c12      	ldrb	r2, [r2, #16]
 80079e8:	f107 0108 	add.w	r1, r7, #8
 80079ec:	4610      	mov	r0, r2
 80079ee:	4798      	blx	r3
 80079f0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80079f2:	e077      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80079f4:	6839      	ldr	r1, [r7, #0]
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fa90 	bl	8007f1c <USBD_CtlError>
        err++;
 80079fc:	7afb      	ldrb	r3, [r7, #11]
 80079fe:	3301      	adds	r3, #1
 8007a00:	72fb      	strb	r3, [r7, #11]
      break;
 8007a02:	e06f      	b.n	8007ae4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00b      	beq.n	8007a28 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	7c12      	ldrb	r2, [r2, #16]
 8007a1c:	f107 0108 	add.w	r1, r7, #8
 8007a20:	4610      	mov	r0, r2
 8007a22:	4798      	blx	r3
 8007a24:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a26:	e05d      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007a28:	6839      	ldr	r1, [r7, #0]
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fa76 	bl	8007f1c <USBD_CtlError>
        err++;
 8007a30:	7afb      	ldrb	r3, [r7, #11]
 8007a32:	3301      	adds	r3, #1
 8007a34:	72fb      	strb	r3, [r7, #11]
      break;
 8007a36:	e055      	b.n	8007ae4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	7c12      	ldrb	r2, [r2, #16]
 8007a50:	f107 0108 	add.w	r1, r7, #8
 8007a54:	4610      	mov	r0, r2
 8007a56:	4798      	blx	r3
 8007a58:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a5a:	e043      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007a5c:	6839      	ldr	r1, [r7, #0]
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 fa5c 	bl	8007f1c <USBD_CtlError>
        err++;
 8007a64:	7afb      	ldrb	r3, [r7, #11]
 8007a66:	3301      	adds	r3, #1
 8007a68:	72fb      	strb	r3, [r7, #11]
      break;
 8007a6a:	e03b      	b.n	8007ae4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00b      	beq.n	8007a90 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a7e:	695b      	ldr	r3, [r3, #20]
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	7c12      	ldrb	r2, [r2, #16]
 8007a84:	f107 0108 	add.w	r1, r7, #8
 8007a88:	4610      	mov	r0, r2
 8007a8a:	4798      	blx	r3
 8007a8c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a8e:	e029      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007a90:	6839      	ldr	r1, [r7, #0]
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f000 fa42 	bl	8007f1c <USBD_CtlError>
        err++;
 8007a98:	7afb      	ldrb	r3, [r7, #11]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	72fb      	strb	r3, [r7, #11]
      break;
 8007a9e:	e021      	b.n	8007ae4 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00b      	beq.n	8007ac4 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	7c12      	ldrb	r2, [r2, #16]
 8007ab8:	f107 0108 	add.w	r1, r7, #8
 8007abc:	4610      	mov	r0, r2
 8007abe:	4798      	blx	r3
 8007ac0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ac2:	e00f      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fa28 	bl	8007f1c <USBD_CtlError>
        err++;
 8007acc:	7afb      	ldrb	r3, [r7, #11]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	72fb      	strb	r3, [r7, #11]
      break;
 8007ad2:	e007      	b.n	8007ae4 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8007ad4:	6839      	ldr	r1, [r7, #0]
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fa20 	bl	8007f1c <USBD_CtlError>
      err++;
 8007adc:	7afb      	ldrb	r3, [r7, #11]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8007ae2:	bf00      	nop
    }
    break;
 8007ae4:	e037      	b.n	8007b56 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	7c1b      	ldrb	r3, [r3, #16]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d109      	bne.n	8007b02 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007af6:	f107 0208 	add.w	r2, r7, #8
 8007afa:	4610      	mov	r0, r2
 8007afc:	4798      	blx	r3
 8007afe:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007b00:	e029      	b.n	8007b56 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8007b02:	6839      	ldr	r1, [r7, #0]
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 fa09 	bl	8007f1c <USBD_CtlError>
      err++;
 8007b0a:	7afb      	ldrb	r3, [r7, #11]
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	72fb      	strb	r3, [r7, #11]
    break;
 8007b10:	e021      	b.n	8007b56 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	7c1b      	ldrb	r3, [r3, #16]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d10d      	bne.n	8007b36 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b22:	f107 0208 	add.w	r2, r7, #8
 8007b26:	4610      	mov	r0, r2
 8007b28:	4798      	blx	r3
 8007b2a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	2207      	movs	r2, #7
 8007b32:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007b34:	e00f      	b.n	8007b56 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8007b36:	6839      	ldr	r1, [r7, #0]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 f9ef 	bl	8007f1c <USBD_CtlError>
      err++;
 8007b3e:	7afb      	ldrb	r3, [r7, #11]
 8007b40:	3301      	adds	r3, #1
 8007b42:	72fb      	strb	r3, [r7, #11]
    break;
 8007b44:	e007      	b.n	8007b56 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8007b46:	6839      	ldr	r1, [r7, #0]
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f9e7 	bl	8007f1c <USBD_CtlError>
    err++;
 8007b4e:	7afb      	ldrb	r3, [r7, #11]
 8007b50:	3301      	adds	r3, #1
 8007b52:	72fb      	strb	r3, [r7, #11]
    break;
 8007b54:	bf00      	nop
  }

  if (err != 0U)
 8007b56:	7afb      	ldrb	r3, [r7, #11]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d11e      	bne.n	8007b9a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	88db      	ldrh	r3, [r3, #6]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d016      	beq.n	8007b92 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8007b64:	893b      	ldrh	r3, [r7, #8]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00e      	beq.n	8007b88 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	88da      	ldrh	r2, [r3, #6]
 8007b6e:	893b      	ldrh	r3, [r7, #8]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	bf28      	it	cs
 8007b74:	4613      	movcs	r3, r2
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8007b7a:	893b      	ldrh	r3, [r7, #8]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	68f9      	ldr	r1, [r7, #12]
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 fa3c 	bl	8007ffe <USBD_CtlSendData>
 8007b86:	e009      	b.n	8007b9c <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 f9c6 	bl	8007f1c <USBD_CtlError>
 8007b90:	e004      	b.n	8007b9c <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 fa8d 	bl	80080b2 <USBD_CtlSendStatus>
 8007b98:	e000      	b.n	8007b9c <USBD_GetDescriptor+0x2cc>
    return;
 8007b9a:	bf00      	nop
    }
  }
}
 8007b9c:	3710      	adds	r7, #16
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop

08007ba4 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	889b      	ldrh	r3, [r3, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d130      	bne.n	8007c18 <USBD_SetAddress+0x74>
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	88db      	ldrh	r3, [r3, #6]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d12c      	bne.n	8007c18 <USBD_SetAddress+0x74>
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	885b      	ldrh	r3, [r3, #2]
 8007bc2:	2b7f      	cmp	r3, #127	; 0x7f
 8007bc4:	d828      	bhi.n	8007c18 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	885b      	ldrh	r3, [r3, #2]
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bd0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bd8:	2b03      	cmp	r3, #3
 8007bda:	d104      	bne.n	8007be6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007bdc:	6839      	ldr	r1, [r7, #0]
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 f99c 	bl	8007f1c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007be4:	e01c      	b.n	8007c20 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	7bfa      	ldrb	r2, [r7, #15]
 8007bea:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f001 f934 	bl	8008e60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fa5a 	bl	80080b2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007bfe:	7bfb      	ldrb	r3, [r7, #15]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d004      	beq.n	8007c0e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2202      	movs	r2, #2
 8007c08:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c0c:	e008      	b.n	8007c20 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c16:	e003      	b.n	8007c20 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007c18:	6839      	ldr	r1, [r7, #0]
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f97e 	bl	8007f1c <USBD_CtlError>
  }
}
 8007c20:	bf00      	nop
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c32:	2300      	movs	r3, #0
 8007c34:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	885b      	ldrh	r3, [r3, #2]
 8007c3a:	b2da      	uxtb	r2, r3
 8007c3c:	4b4b      	ldr	r3, [pc, #300]	; (8007d6c <USBD_SetConfig+0x144>)
 8007c3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007c40:	4b4a      	ldr	r3, [pc, #296]	; (8007d6c <USBD_SetConfig+0x144>)
 8007c42:	781b      	ldrb	r3, [r3, #0]
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d905      	bls.n	8007c54 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007c48:	6839      	ldr	r1, [r7, #0]
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f966 	bl	8007f1c <USBD_CtlError>
    return USBD_FAIL;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e087      	b.n	8007d64 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c5a:	2b02      	cmp	r3, #2
 8007c5c:	d002      	beq.n	8007c64 <USBD_SetConfig+0x3c>
 8007c5e:	2b03      	cmp	r3, #3
 8007c60:	d025      	beq.n	8007cae <USBD_SetConfig+0x86>
 8007c62:	e071      	b.n	8007d48 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8007c64:	4b41      	ldr	r3, [pc, #260]	; (8007d6c <USBD_SetConfig+0x144>)
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d01c      	beq.n	8007ca6 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8007c6c:	4b3f      	ldr	r3, [pc, #252]	; (8007d6c <USBD_SetConfig+0x144>)
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	461a      	mov	r2, r3
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007c76:	4b3d      	ldr	r3, [pc, #244]	; (8007d6c <USBD_SetConfig+0x144>)
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f7ff f9a7 	bl	8006fd0 <USBD_SetClassConfig>
 8007c82:	4603      	mov	r3, r0
 8007c84:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8007c86:	7bfb      	ldrb	r3, [r7, #15]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d004      	beq.n	8007c96 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8007c8c:	6839      	ldr	r1, [r7, #0]
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f944 	bl	8007f1c <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007c94:	e065      	b.n	8007d62 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fa0b 	bl	80080b2 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2203      	movs	r2, #3
 8007ca0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007ca4:	e05d      	b.n	8007d62 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fa03 	bl	80080b2 <USBD_CtlSendStatus>
    break;
 8007cac:	e059      	b.n	8007d62 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8007cae:	4b2f      	ldr	r3, [pc, #188]	; (8007d6c <USBD_SetConfig+0x144>)
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d112      	bne.n	8007cdc <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2202      	movs	r2, #2
 8007cba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8007cbe:	4b2b      	ldr	r3, [pc, #172]	; (8007d6c <USBD_SetConfig+0x144>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007cc8:	4b28      	ldr	r3, [pc, #160]	; (8007d6c <USBD_SetConfig+0x144>)
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	4619      	mov	r1, r3
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f7ff f99a 	bl	8007008 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 f9ec 	bl	80080b2 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007cda:	e042      	b.n	8007d62 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8007cdc:	4b23      	ldr	r3, [pc, #140]	; (8007d6c <USBD_SetConfig+0x144>)
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d02a      	beq.n	8007d40 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f7ff f988 	bl	8007008 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8007cf8:	4b1c      	ldr	r3, [pc, #112]	; (8007d6c <USBD_SetConfig+0x144>)
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007d02:	4b1a      	ldr	r3, [pc, #104]	; (8007d6c <USBD_SetConfig+0x144>)
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	4619      	mov	r1, r3
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f7ff f961 	bl	8006fd0 <USBD_SetClassConfig>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8007d12:	7bfb      	ldrb	r3, [r7, #15]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d00f      	beq.n	8007d38 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8007d18:	6839      	ldr	r1, [r7, #0]
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f8fe 	bl	8007f1c <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	4619      	mov	r1, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f7ff f96d 	bl	8007008 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2202      	movs	r2, #2
 8007d32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007d36:	e014      	b.n	8007d62 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f9ba 	bl	80080b2 <USBD_CtlSendStatus>
    break;
 8007d3e:	e010      	b.n	8007d62 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 f9b6 	bl	80080b2 <USBD_CtlSendStatus>
    break;
 8007d46:	e00c      	b.n	8007d62 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 f8e6 	bl	8007f1c <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d50:	4b06      	ldr	r3, [pc, #24]	; (8007d6c <USBD_SetConfig+0x144>)
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	4619      	mov	r1, r3
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7ff f956 	bl	8007008 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d60:	bf00      	nop
  }

  return ret;
 8007d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3710      	adds	r7, #16
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	20000778 	.word	0x20000778

08007d70 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	88db      	ldrh	r3, [r3, #6]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d004      	beq.n	8007d8c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007d82:	6839      	ldr	r1, [r7, #0]
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f8c9 	bl	8007f1c <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8007d8a:	e021      	b.n	8007dd0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	db17      	blt.n	8007dc6 <USBD_GetConfig+0x56>
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	dd02      	ble.n	8007da0 <USBD_GetConfig+0x30>
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	d00b      	beq.n	8007db6 <USBD_GetConfig+0x46>
 8007d9e:	e012      	b.n	8007dc6 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	3308      	adds	r3, #8
 8007daa:	2201      	movs	r2, #1
 8007dac:	4619      	mov	r1, r3
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f925 	bl	8007ffe <USBD_CtlSendData>
      break;
 8007db4:	e00c      	b.n	8007dd0 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	3304      	adds	r3, #4
 8007dba:	2201      	movs	r2, #1
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 f91d 	bl	8007ffe <USBD_CtlSendData>
      break;
 8007dc4:	e004      	b.n	8007dd0 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8007dc6:	6839      	ldr	r1, [r7, #0]
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 f8a7 	bl	8007f1c <USBD_CtlError>
      break;
 8007dce:	bf00      	nop
}
 8007dd0:	bf00      	nop
 8007dd2:	3708      	adds	r7, #8
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007de8:	3b01      	subs	r3, #1
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d81e      	bhi.n	8007e2c <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	88db      	ldrh	r3, [r3, #6]
 8007df2:	2b02      	cmp	r3, #2
 8007df4:	d004      	beq.n	8007e00 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8007df6:	6839      	ldr	r1, [r7, #0]
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f88f 	bl	8007f1c <USBD_CtlError>
      break;
 8007dfe:	e01a      	b.n	8007e36 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
#else
    pdev->dev_config_status = 0U;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	60da      	str	r2, [r3, #12]
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d005      	beq.n	8007e1c <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	f043 0202 	orr.w	r2, r3, #2
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	330c      	adds	r3, #12
 8007e20:	2202      	movs	r2, #2
 8007e22:	4619      	mov	r1, r3
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f8ea 	bl	8007ffe <USBD_CtlSendData>
    break;
 8007e2a:	e004      	b.n	8007e36 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8007e2c:	6839      	ldr	r1, [r7, #0]
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f874 	bl	8007f1c <USBD_CtlError>
    break;
 8007e34:	bf00      	nop
  }
}
 8007e36:	bf00      	nop
 8007e38:	3708      	adds	r7, #8
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}

08007e3e <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e3e:	b580      	push	{r7, lr}
 8007e40:	b082      	sub	sp, #8
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	6078      	str	r0, [r7, #4]
 8007e46:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	885b      	ldrh	r3, [r3, #2]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d106      	bne.n	8007e5e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f000 f92a 	bl	80080b2 <USBD_CtlSendStatus>
  }
}
 8007e5e:	bf00      	nop
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b082      	sub	sp, #8
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
 8007e6e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e76:	3b01      	subs	r3, #1
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d80b      	bhi.n	8007e94 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	885b      	ldrh	r3, [r3, #2]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d10c      	bne.n	8007e9e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 f910 	bl	80080b2 <USBD_CtlSendStatus>
      }
      break;
 8007e92:	e004      	b.n	8007e9e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007e94:	6839      	ldr	r1, [r7, #0]
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 f840 	bl	8007f1c <USBD_CtlError>
      break;
 8007e9c:	e000      	b.n	8007ea0 <USBD_ClrFeature+0x3a>
      break;
 8007e9e:	bf00      	nop
  }
}
 8007ea0:	bf00      	nop
 8007ea2:	3708      	adds	r7, #8
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b084      	sub	sp, #16
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	781a      	ldrb	r2, [r3, #0]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	781a      	ldrb	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f7ff fad3 	bl	800747e <SWAPBYTE>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	461a      	mov	r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007eec:	68f8      	ldr	r0, [r7, #12]
 8007eee:	f7ff fac6 	bl	800747e <SWAPBYTE>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	3301      	adds	r3, #1
 8007efe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3301      	adds	r3, #1
 8007f04:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	f7ff fab9 	bl	800747e <SWAPBYTE>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	461a      	mov	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	80da      	strh	r2, [r3, #6]
}
 8007f14:	bf00      	nop
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f26:	2180      	movs	r1, #128	; 0x80
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 ff2f 	bl	8008d8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007f2e:	2100      	movs	r1, #0
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 ff2b 	bl	8008d8c <USBD_LL_StallEP>
}
 8007f36:	bf00      	nop
 8007f38:	3708      	adds	r7, #8
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b086      	sub	sp, #24
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	60f8      	str	r0, [r7, #12]
 8007f46:	60b9      	str	r1, [r7, #8]
 8007f48:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d036      	beq.n	8007fc2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007f58:	6938      	ldr	r0, [r7, #16]
 8007f5a:	f000 f836 	bl	8007fca <USBD_GetLen>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	3301      	adds	r3, #1
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	005b      	lsls	r3, r3, #1
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007f6c:	7dfb      	ldrb	r3, [r7, #23]
 8007f6e:	68ba      	ldr	r2, [r7, #8]
 8007f70:	4413      	add	r3, r2
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	7812      	ldrb	r2, [r2, #0]
 8007f76:	701a      	strb	r2, [r3, #0]
  idx++;
 8007f78:	7dfb      	ldrb	r3, [r7, #23]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007f7e:	7dfb      	ldrb	r3, [r7, #23]
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	4413      	add	r3, r2
 8007f84:	2203      	movs	r2, #3
 8007f86:	701a      	strb	r2, [r3, #0]
  idx++;
 8007f88:	7dfb      	ldrb	r3, [r7, #23]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007f8e:	e013      	b.n	8007fb8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007f90:	7dfb      	ldrb	r3, [r7, #23]
 8007f92:	68ba      	ldr	r2, [r7, #8]
 8007f94:	4413      	add	r3, r2
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	7812      	ldrb	r2, [r2, #0]
 8007f9a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	613b      	str	r3, [r7, #16]
    idx++;
 8007fa2:	7dfb      	ldrb	r3, [r7, #23]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007fa8:	7dfb      	ldrb	r3, [r7, #23]
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	4413      	add	r3, r2
 8007fae:	2200      	movs	r2, #0
 8007fb0:	701a      	strb	r2, [r3, #0]
    idx++;
 8007fb2:	7dfb      	ldrb	r3, [r7, #23]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d1e7      	bne.n	8007f90 <USBD_GetString+0x52>
 8007fc0:	e000      	b.n	8007fc4 <USBD_GetString+0x86>
    return;
 8007fc2:	bf00      	nop
  }
}
 8007fc4:	3718      	adds	r7, #24
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b085      	sub	sp, #20
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007fda:	e005      	b.n	8007fe8 <USBD_GetLen+0x1e>
  {
    len++;
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
 8007fde:	3301      	adds	r3, #1
 8007fe0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1f5      	bne.n	8007fdc <USBD_GetLen+0x12>
  }

  return len;
 8007ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3714      	adds	r7, #20
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007ffe:	b580      	push	{r7, lr}
 8008000:	b084      	sub	sp, #16
 8008002:	af00      	add	r7, sp, #0
 8008004:	60f8      	str	r0, [r7, #12]
 8008006:	60b9      	str	r1, [r7, #8]
 8008008:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2202      	movs	r2, #2
 800800e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	2100      	movs	r1, #0
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f000 ff3a 	bl	8008e9e <USBD_LL_Transmit>

  return USBD_OK;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	3710      	adds	r7, #16
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	60b9      	str	r1, [r7, #8]
 800803e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	2100      	movs	r1, #0
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f000 ff29 	bl	8008e9e <USBD_LL_Transmit>

  return USBD_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	60f8      	str	r0, [r7, #12]
 800805e:	60b9      	str	r1, [r7, #8]
 8008060:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2203      	movs	r2, #3
 8008066:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	2100      	movs	r1, #0
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f000 ff2d 	bl	8008ee0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3710      	adds	r7, #16
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	2100      	movs	r1, #0
 80080a2:	68f8      	ldr	r0, [r7, #12]
 80080a4:	f000 ff1c 	bl	8008ee0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3710      	adds	r7, #16
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b082      	sub	sp, #8
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2204      	movs	r2, #4
 80080be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80080c2:	2300      	movs	r3, #0
 80080c4:	2200      	movs	r2, #0
 80080c6:	2100      	movs	r1, #0
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 fee8 	bl	8008e9e <USBD_LL_Transmit>

  return USBD_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2205      	movs	r2, #5
 80080e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80080e8:	2300      	movs	r3, #0
 80080ea:	2200      	movs	r2, #0
 80080ec:	2100      	movs	r1, #0
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fef6 	bl	8008ee0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
	...

08008100 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 8008104:	4b10      	ldr	r3, [pc, #64]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 8008106:	2201      	movs	r2, #1
 8008108:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800810a:	4b0f      	ldr	r3, [pc, #60]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 800810c:	2201      	movs	r2, #1
 800810e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8008110:	4b0d      	ldr	r3, [pc, #52]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 8008112:	4a0e      	ldr	r2, [pc, #56]	; (800814c <MX_PDM2PCM_Init+0x4c>)
 8008114:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8008116:	4b0c      	ldr	r3, [pc, #48]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 8008118:	2201      	movs	r2, #1
 800811a:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 800811c:	4b0a      	ldr	r3, [pc, #40]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 800811e:	2201      	movs	r2, #1
 8008120:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8008122:	4809      	ldr	r0, [pc, #36]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 8008124:	f002 fc8c 	bl	800aa40 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8008128:	4b09      	ldr	r3, [pc, #36]	; (8008150 <MX_PDM2PCM_Init+0x50>)
 800812a:	2202      	movs	r2, #2
 800812c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800812e:	4b08      	ldr	r3, [pc, #32]	; (8008150 <MX_PDM2PCM_Init+0x50>)
 8008130:	2210      	movs	r2, #16
 8008132:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8008134:	4b06      	ldr	r3, [pc, #24]	; (8008150 <MX_PDM2PCM_Init+0x50>)
 8008136:	2200      	movs	r2, #0
 8008138:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800813a:	4905      	ldr	r1, [pc, #20]	; (8008150 <MX_PDM2PCM_Init+0x50>)
 800813c:	4802      	ldr	r0, [pc, #8]	; (8008148 <MX_PDM2PCM_Init+0x48>)
 800813e:	f002 fd09 	bl	800ab54 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8008142:	bf00      	nop
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	200089d0 	.word	0x200089d0
 800814c:	7d70a3d6 	.word	0x7d70a3d6
 8008150:	200089c8 	.word	0x200089c8

08008154 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008158:	2200      	movs	r2, #0
 800815a:	4912      	ldr	r1, [pc, #72]	; (80081a4 <MX_USB_DEVICE_Init+0x50>)
 800815c:	4812      	ldr	r0, [pc, #72]	; (80081a8 <MX_USB_DEVICE_Init+0x54>)
 800815e:	f7fe fec9 	bl	8006ef4 <USBD_Init>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008168:	f7f8 ffea 	bl	8001140 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800816c:	490f      	ldr	r1, [pc, #60]	; (80081ac <MX_USB_DEVICE_Init+0x58>)
 800816e:	480e      	ldr	r0, [pc, #56]	; (80081a8 <MX_USB_DEVICE_Init+0x54>)
 8008170:	f7fe fef6 	bl	8006f60 <USBD_RegisterClass>
 8008174:	4603      	mov	r3, r0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d001      	beq.n	800817e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800817a:	f7f8 ffe1 	bl	8001140 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800817e:	490c      	ldr	r1, [pc, #48]	; (80081b0 <MX_USB_DEVICE_Init+0x5c>)
 8008180:	4809      	ldr	r0, [pc, #36]	; (80081a8 <MX_USB_DEVICE_Init+0x54>)
 8008182:	f7fe fe1b 	bl	8006dbc <USBD_CDC_RegisterInterface>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d001      	beq.n	8008190 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800818c:	f7f8 ffd8 	bl	8001140 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008190:	4805      	ldr	r0, [pc, #20]	; (80081a8 <MX_USB_DEVICE_Init+0x54>)
 8008192:	f7fe ff06 	bl	8006fa2 <USBD_Start>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d001      	beq.n	80081a0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800819c:	f7f8 ffd0 	bl	8001140 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80081a0:	bf00      	nop
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	20000530 	.word	0x20000530
 80081a8:	20008a1c 	.word	0x20008a1c
 80081ac:	20000418 	.word	0x20000418
 80081b0:	2000051c 	.word	0x2000051c

080081b4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80081b8:	2200      	movs	r2, #0
 80081ba:	4905      	ldr	r1, [pc, #20]	; (80081d0 <CDC_Init_FS+0x1c>)
 80081bc:	4805      	ldr	r0, [pc, #20]	; (80081d4 <CDC_Init_FS+0x20>)
 80081be:	f7fe fe12 	bl	8006de6 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80081c2:	4905      	ldr	r1, [pc, #20]	; (80081d8 <CDC_Init_FS+0x24>)
 80081c4:	4803      	ldr	r0, [pc, #12]	; (80081d4 <CDC_Init_FS+0x20>)
 80081c6:	f7fe fe27 	bl	8006e18 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 80081ca:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	20008d6c 	.word	0x20008d6c
 80081d4:	20008a1c 	.word	0x20008a1c
 80081d8:	20008cec 	.word	0x20008cec

080081dc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80081dc:	b480      	push	{r7}
 80081de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 80081e0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	4603      	mov	r3, r0
 80081f4:	6039      	str	r1, [r7, #0]
 80081f6:	71fb      	strb	r3, [r7, #7]
 80081f8:	4613      	mov	r3, r2
 80081fa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 80081fc:	79fb      	ldrb	r3, [r7, #7]
 80081fe:	2b23      	cmp	r3, #35	; 0x23
 8008200:	d866      	bhi.n	80082d0 <CDC_Control_FS+0xe4>
 8008202:	a201      	add	r2, pc, #4	; (adr r2, 8008208 <CDC_Control_FS+0x1c>)
 8008204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008208:	080082d1 	.word	0x080082d1
 800820c:	080082d1 	.word	0x080082d1
 8008210:	080082d1 	.word	0x080082d1
 8008214:	080082d1 	.word	0x080082d1
 8008218:	080082d1 	.word	0x080082d1
 800821c:	080082d1 	.word	0x080082d1
 8008220:	080082d1 	.word	0x080082d1
 8008224:	080082d1 	.word	0x080082d1
 8008228:	080082d1 	.word	0x080082d1
 800822c:	080082d1 	.word	0x080082d1
 8008230:	080082d1 	.word	0x080082d1
 8008234:	080082d1 	.word	0x080082d1
 8008238:	080082d1 	.word	0x080082d1
 800823c:	080082d1 	.word	0x080082d1
 8008240:	080082d1 	.word	0x080082d1
 8008244:	080082d1 	.word	0x080082d1
 8008248:	080082d1 	.word	0x080082d1
 800824c:	080082d1 	.word	0x080082d1
 8008250:	080082d1 	.word	0x080082d1
 8008254:	080082d1 	.word	0x080082d1
 8008258:	080082d1 	.word	0x080082d1
 800825c:	080082d1 	.word	0x080082d1
 8008260:	080082d1 	.word	0x080082d1
 8008264:	080082d1 	.word	0x080082d1
 8008268:	080082d1 	.word	0x080082d1
 800826c:	080082d1 	.word	0x080082d1
 8008270:	080082d1 	.word	0x080082d1
 8008274:	080082d1 	.word	0x080082d1
 8008278:	080082d1 	.word	0x080082d1
 800827c:	080082d1 	.word	0x080082d1
 8008280:	080082d1 	.word	0x080082d1
 8008284:	080082d1 	.word	0x080082d1
 8008288:	080082d1 	.word	0x080082d1
 800828c:	080082d1 	.word	0x080082d1
 8008290:	08008299 	.word	0x08008299
 8008294:	080082d1 	.word	0x080082d1

		break;

	case CDC_SET_CONTROL_LINE_STATE:
	{
		USBD_SetupReqTypedef *req = (USBD_SetupReqTypedef*) pbuf;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	60fb      	str	r3, [r7, #12]
		if ((req->wValue & 0x0001) != 0)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	885b      	ldrh	r3, [r3, #2]
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d009      	beq.n	80082bc <CDC_Control_FS+0xd0>
		{
			HOST_PORT_COM_OPEN = 1;
 80082a8:	4b0c      	ldr	r3, [pc, #48]	; (80082dc <CDC_Control_FS+0xf0>)
 80082aa:	2201      	movs	r2, #1
 80082ac:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80082ae:	2201      	movs	r2, #1
 80082b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80082b4:	480a      	ldr	r0, [pc, #40]	; (80082e0 <CDC_Control_FS+0xf4>)
 80082b6:	f7fa f8b5 	bl	8002424 <HAL_GPIO_WritePin>
		else
		{
			HOST_PORT_COM_OPEN = 0;
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
		}
		break;
 80082ba:	e00a      	b.n	80082d2 <CDC_Control_FS+0xe6>
			HOST_PORT_COM_OPEN = 0;
 80082bc:	4b07      	ldr	r3, [pc, #28]	; (80082dc <CDC_Control_FS+0xf0>)
 80082be:	2200      	movs	r2, #0
 80082c0:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80082c2:	2200      	movs	r2, #0
 80082c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80082c8:	4805      	ldr	r0, [pc, #20]	; (80082e0 <CDC_Control_FS+0xf4>)
 80082ca:	f7fa f8ab 	bl	8002424 <HAL_GPIO_WritePin>
		break;
 80082ce:	e000      	b.n	80082d2 <CDC_Control_FS+0xe6>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 80082d0:	bf00      	nop
	}

	return (USBD_OK);
 80082d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	20000779 	.word	0x20000779
 80082e0:	40020c00 	.word	0x40020c00

080082e4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	uint8_t result = USBD_OK;;
 80082ee:	2300      	movs	r3, #0
 80082f0:	73bb      	strb	r3, [r7, #14]
	static uint8_t txLen;
	static uint8_t rxLen;
	static uint8_t RX_Buf_Temp[APP_RX_DATA_SIZE];
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80082f2:	2201      	movs	r2, #1
 80082f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80082f8:	486a      	ldr	r0, [pc, #424]	; (80084a4 <CDC_Receive_FS+0x1c0>)
 80082fa:	f7fa f893 	bl	8002424 <HAL_GPIO_WritePin>

	/* Get data from serial com */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 80082fe:	6879      	ldr	r1, [r7, #4]
 8008300:	4869      	ldr	r0, [pc, #420]	; (80084a8 <CDC_Receive_FS+0x1c4>)
 8008302:	f7fe fd89 	bl	8006e18 <USBD_CDC_SetRxBuffer>
	if ((result = USBD_CDC_ReceivePacket(&hUsbDeviceFS)) != USBD_OK)
 8008306:	4868      	ldr	r0, [pc, #416]	; (80084a8 <CDC_Receive_FS+0x1c4>)
 8008308:	f7fe fdca 	bl	8006ea0 <USBD_CDC_ReceivePacket>
 800830c:	4603      	mov	r3, r0
 800830e:	73bb      	strb	r3, [r7, #14]
 8008310:	7bbb      	ldrb	r3, [r7, #14]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d008      	beq.n	8008328 <CDC_Receive_FS+0x44>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8008316:	2200      	movs	r2, #0
 8008318:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800831c:	4861      	ldr	r0, [pc, #388]	; (80084a4 <CDC_Receive_FS+0x1c0>)
 800831e:	f7fa f881 	bl	8002424 <HAL_GPIO_WritePin>
		return result;
 8008322:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008326:	e0b8      	b.n	800849a <CDC_Receive_FS+0x1b6>
	}

	for (uint8_t i = 0; i < (*Len); i++)
 8008328:	2300      	movs	r3, #0
 800832a:	73fb      	strb	r3, [r7, #15]
 800832c:	e098      	b.n	8008460 <CDC_Receive_FS+0x17c>
	{

		/* Avoid buffer overflow */
		if (txLen == APP_TX_DATA_SIZE)
 800832e:	4b5f      	ldr	r3, [pc, #380]	; (80084ac <CDC_Receive_FS+0x1c8>)
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	2b80      	cmp	r3, #128	; 0x80
 8008334:	d102      	bne.n	800833c <CDC_Receive_FS+0x58>
		{
			txLen = 0;
 8008336:	4b5d      	ldr	r3, [pc, #372]	; (80084ac <CDC_Receive_FS+0x1c8>)
 8008338:	2200      	movs	r2, #0
 800833a:	701a      	strb	r2, [r3, #0]
		}
		if (rxLen == APP_RX_DATA_SIZE)
 800833c:	4b5c      	ldr	r3, [pc, #368]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	2b80      	cmp	r3, #128	; 0x80
 8008342:	d102      	bne.n	800834a <CDC_Receive_FS+0x66>
		{
			rxLen = 0;
 8008344:	4b5a      	ldr	r3, [pc, #360]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 8008346:	2200      	movs	r2, #0
 8008348:	701a      	strb	r2, [r3, #0]
		}

		/* VT100 escape sequences must be 16 bits packets */
		if(Buf[0] == '\033' && Buf[1] == '\0')
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	2b1b      	cmp	r3, #27
 8008350:	d119      	bne.n	8008386 <CDC_Receive_FS+0xa2>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	3301      	adds	r3, #1
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d114      	bne.n	8008386 <CDC_Receive_FS+0xa2>
		{
			UserTxBufferFS[txLen++] = Buf[i];
 800835c:	7bfb      	ldrb	r3, [r7, #15]
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	441a      	add	r2, r3
 8008362:	4b52      	ldr	r3, [pc, #328]	; (80084ac <CDC_Receive_FS+0x1c8>)
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	1c59      	adds	r1, r3, #1
 8008368:	b2c8      	uxtb	r0, r1
 800836a:	4950      	ldr	r1, [pc, #320]	; (80084ac <CDC_Receive_FS+0x1c8>)
 800836c:	7008      	strb	r0, [r1, #0]
 800836e:	4619      	mov	r1, r3
 8008370:	7812      	ldrb	r2, [r2, #0]
 8008372:	4b50      	ldr	r3, [pc, #320]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 8008374:	545a      	strb	r2, [r3, r1]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8008376:	2200      	movs	r2, #0
 8008378:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800837c:	4849      	ldr	r0, [pc, #292]	; (80084a4 <CDC_Receive_FS+0x1c0>)
 800837e:	f7fa f851 	bl	8002424 <HAL_GPIO_WritePin>
			return USBD_BUSY;
 8008382:	2301      	movs	r3, #1
 8008384:	e089      	b.n	800849a <CDC_Receive_FS+0x1b6>
		}

		/* If Backspace key: clear the last char */
		if ((UserTxBufferFS[txLen++] = Buf[i]) == '\b')
 8008386:	7bfb      	ldrb	r3, [r7, #15]
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	441a      	add	r2, r3
 800838c:	4b47      	ldr	r3, [pc, #284]	; (80084ac <CDC_Receive_FS+0x1c8>)
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	1c59      	adds	r1, r3, #1
 8008392:	b2c8      	uxtb	r0, r1
 8008394:	4945      	ldr	r1, [pc, #276]	; (80084ac <CDC_Receive_FS+0x1c8>)
 8008396:	7008      	strb	r0, [r1, #0]
 8008398:	7811      	ldrb	r1, [r2, #0]
 800839a:	4a46      	ldr	r2, [pc, #280]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 800839c:	54d1      	strb	r1, [r2, r3]
 800839e:	4a45      	ldr	r2, [pc, #276]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 80083a0:	5cd3      	ldrb	r3, [r2, r3]
 80083a2:	2b08      	cmp	r3, #8
 80083a4:	d11e      	bne.n	80083e4 <CDC_Receive_FS+0x100>
		{
			UserTxBufferFS[txLen++] = ' ';
 80083a6:	4b41      	ldr	r3, [pc, #260]	; (80084ac <CDC_Receive_FS+0x1c8>)
 80083a8:	781b      	ldrb	r3, [r3, #0]
 80083aa:	1c5a      	adds	r2, r3, #1
 80083ac:	b2d1      	uxtb	r1, r2
 80083ae:	4a3f      	ldr	r2, [pc, #252]	; (80084ac <CDC_Receive_FS+0x1c8>)
 80083b0:	7011      	strb	r1, [r2, #0]
 80083b2:	461a      	mov	r2, r3
 80083b4:	4b3f      	ldr	r3, [pc, #252]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 80083b6:	2120      	movs	r1, #32
 80083b8:	5499      	strb	r1, [r3, r2]
			UserTxBufferFS[txLen++] = '\b';
 80083ba:	4b3c      	ldr	r3, [pc, #240]	; (80084ac <CDC_Receive_FS+0x1c8>)
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	1c5a      	adds	r2, r3, #1
 80083c0:	b2d1      	uxtb	r1, r2
 80083c2:	4a3a      	ldr	r2, [pc, #232]	; (80084ac <CDC_Receive_FS+0x1c8>)
 80083c4:	7011      	strb	r1, [r2, #0]
 80083c6:	461a      	mov	r2, r3
 80083c8:	4b3a      	ldr	r3, [pc, #232]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 80083ca:	2108      	movs	r1, #8
 80083cc:	5499      	strb	r1, [r3, r2]
			if (rxLen)
 80083ce:	4b38      	ldr	r3, [pc, #224]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d041      	beq.n	800845a <CDC_Receive_FS+0x176>
			{
				rxLen--;
 80083d6:	4b36      	ldr	r3, [pc, #216]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	3b01      	subs	r3, #1
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	4b34      	ldr	r3, [pc, #208]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 80083e0:	701a      	strb	r2, [r3, #0]
 80083e2:	e03a      	b.n	800845a <CDC_Receive_FS+0x176>
			}
		}
		/* Else if Enter key: add a \n to terminal and extract output buffer */
		else if (Buf[i] == '\r' || Buf[i] == '\0')
 80083e4:	7bfb      	ldrb	r3, [r7, #15]
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	4413      	add	r3, r2
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	2b0d      	cmp	r3, #13
 80083ee:	d005      	beq.n	80083fc <CDC_Receive_FS+0x118>
 80083f0:	7bfb      	ldrb	r3, [r7, #15]
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	4413      	add	r3, r2
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d121      	bne.n	8008440 <CDC_Receive_FS+0x15c>
		{
			UserTxBufferFS[txLen++] = '\n';
 80083fc:	4b2b      	ldr	r3, [pc, #172]	; (80084ac <CDC_Receive_FS+0x1c8>)
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	1c5a      	adds	r2, r3, #1
 8008402:	b2d1      	uxtb	r1, r2
 8008404:	4a29      	ldr	r2, [pc, #164]	; (80084ac <CDC_Receive_FS+0x1c8>)
 8008406:	7011      	strb	r1, [r2, #0]
 8008408:	461a      	mov	r2, r3
 800840a:	4b2a      	ldr	r3, [pc, #168]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 800840c:	210a      	movs	r1, #10
 800840e:	5499      	strb	r1, [r3, r2]
			RX_Buf_Temp[rxLen++] = '\0';
 8008410:	4b27      	ldr	r3, [pc, #156]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	1c5a      	adds	r2, r3, #1
 8008416:	b2d1      	uxtb	r1, r2
 8008418:	4a25      	ldr	r2, [pc, #148]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 800841a:	7011      	strb	r1, [r2, #0]
 800841c:	461a      	mov	r2, r3
 800841e:	4b26      	ldr	r3, [pc, #152]	; (80084b8 <CDC_Receive_FS+0x1d4>)
 8008420:	2100      	movs	r1, #0
 8008422:	5499      	strb	r1, [r3, r2]
			memcpy(UserRxBufferFS, RX_Buf_Temp, rxLen);
 8008424:	4b22      	ldr	r3, [pc, #136]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	4923      	ldr	r1, [pc, #140]	; (80084b8 <CDC_Receive_FS+0x1d4>)
 800842c:	4823      	ldr	r0, [pc, #140]	; (80084bc <CDC_Receive_FS+0x1d8>)
 800842e:	f002 fd17 	bl	800ae60 <memcpy>
			CDC_RX_DATA_PENDING = 1;
 8008432:	4b23      	ldr	r3, [pc, #140]	; (80084c0 <CDC_Receive_FS+0x1dc>)
 8008434:	2201      	movs	r2, #1
 8008436:	701a      	strb	r2, [r3, #0]
			rxLen = 0;
 8008438:	4b1d      	ldr	r3, [pc, #116]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 800843a:	2200      	movs	r2, #0
 800843c:	701a      	strb	r2, [r3, #0]
 800843e:	e00c      	b.n	800845a <CDC_Receive_FS+0x176>
		}
		/* Else only copy data */
		else
		{
			RX_Buf_Temp[rxLen++] = Buf[i];
 8008440:	7bfb      	ldrb	r3, [r7, #15]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	441a      	add	r2, r3
 8008446:	4b1a      	ldr	r3, [pc, #104]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	1c59      	adds	r1, r3, #1
 800844c:	b2c8      	uxtb	r0, r1
 800844e:	4918      	ldr	r1, [pc, #96]	; (80084b0 <CDC_Receive_FS+0x1cc>)
 8008450:	7008      	strb	r0, [r1, #0]
 8008452:	4619      	mov	r1, r3
 8008454:	7812      	ldrb	r2, [r2, #0]
 8008456:	4b18      	ldr	r3, [pc, #96]	; (80084b8 <CDC_Receive_FS+0x1d4>)
 8008458:	545a      	strb	r2, [r3, r1]
	for (uint8_t i = 0; i < (*Len); i++)
 800845a:	7bfb      	ldrb	r3, [r7, #15]
 800845c:	3301      	adds	r3, #1
 800845e:	73fb      	strb	r3, [r7, #15]
 8008460:	7bfa      	ldrb	r2, [r7, #15]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	429a      	cmp	r2, r3
 8008468:	f4ff af61 	bcc.w	800832e <CDC_Receive_FS+0x4a>
		}
	}

	/* Send result to terminal */
	if ((result = CDC_Transmit_FS(UserTxBufferFS, txLen)) == USBD_OK)
 800846c:	4b0f      	ldr	r3, [pc, #60]	; (80084ac <CDC_Receive_FS+0x1c8>)
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	b29b      	uxth	r3, r3
 8008472:	4619      	mov	r1, r3
 8008474:	480f      	ldr	r0, [pc, #60]	; (80084b4 <CDC_Receive_FS+0x1d0>)
 8008476:	f000 f825 	bl	80084c4 <CDC_Transmit_FS>
 800847a:	4603      	mov	r3, r0
 800847c:	73bb      	strb	r3, [r7, #14]
 800847e:	7bbb      	ldrb	r3, [r7, #14]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d102      	bne.n	800848a <CDC_Receive_FS+0x1a6>
	{
		txLen = 0;
 8008484:	4b09      	ldr	r3, [pc, #36]	; (80084ac <CDC_Receive_FS+0x1c8>)
 8008486:	2200      	movs	r2, #0
 8008488:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800848a:	2200      	movs	r2, #0
 800848c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008490:	4804      	ldr	r0, [pc, #16]	; (80084a4 <CDC_Receive_FS+0x1c0>)
 8008492:	f7f9 ffc7 	bl	8002424 <HAL_GPIO_WritePin>
	return result;
 8008496:	f997 300e 	ldrsb.w	r3, [r7, #14]
  /* USER CODE END 6 */
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	40020c00 	.word	0x40020c00
 80084a8:	20008a1c 	.word	0x20008a1c
 80084ac:	2000077b 	.word	0x2000077b
 80084b0:	2000077c 	.word	0x2000077c
 80084b4:	20008d6c 	.word	0x20008d6c
 80084b8:	20000780 	.word	0x20000780
 80084bc:	20008cec 	.word	0x20008cec
 80084c0:	2000077a 	.word	0x2000077a

080084c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	460b      	mov	r3, r1
 80084ce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80084d0:	2300      	movs	r3, #0
 80084d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80084d4:	2201      	movs	r2, #1
 80084d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80084da:	4815      	ldr	r0, [pc, #84]	; (8008530 <CDC_Transmit_FS+0x6c>)
 80084dc:	f7f9 ffa2 	bl	8002424 <HAL_GPIO_WritePin>
	USBD_CDC_HandleTypeDef * hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 80084e0:	4b14      	ldr	r3, [pc, #80]	; (8008534 <CDC_Transmit_FS+0x70>)
 80084e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80084e6:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0U)
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d007      	beq.n	8008502 <CDC_Transmit_FS+0x3e>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80084f2:	2200      	movs	r2, #0
 80084f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80084f8:	480d      	ldr	r0, [pc, #52]	; (8008530 <CDC_Transmit_FS+0x6c>)
 80084fa:	f7f9 ff93 	bl	8002424 <HAL_GPIO_WritePin>
		return USBD_BUSY;
 80084fe:	2301      	movs	r3, #1
 8008500:	e011      	b.n	8008526 <CDC_Transmit_FS+0x62>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008502:	887b      	ldrh	r3, [r7, #2]
 8008504:	461a      	mov	r2, r3
 8008506:	6879      	ldr	r1, [r7, #4]
 8008508:	480a      	ldr	r0, [pc, #40]	; (8008534 <CDC_Transmit_FS+0x70>)
 800850a:	f7fe fc6c 	bl	8006de6 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800850e:	4809      	ldr	r0, [pc, #36]	; (8008534 <CDC_Transmit_FS+0x70>)
 8008510:	f7fe fc96 	bl	8006e40 <USBD_CDC_TransmitPacket>
 8008514:	4603      	mov	r3, r0
 8008516:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8008518:	2200      	movs	r2, #0
 800851a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800851e:	4804      	ldr	r0, [pc, #16]	; (8008530 <CDC_Transmit_FS+0x6c>)
 8008520:	f7f9 ff80 	bl	8002424 <HAL_GPIO_WritePin>
  /* USER CODE END 7 */
  return result;
 8008524:	7bfb      	ldrb	r3, [r7, #15]
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	40020c00 	.word	0x40020c00
 8008534:	20008a1c 	.word	0x20008a1c

08008538 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008538:	b480      	push	{r7}
 800853a:	b087      	sub	sp, #28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	4613      	mov	r3, r2
 8008544:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800854a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800854e:	4618      	mov	r0, r3
 8008550:	371c      	adds	r7, #28
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
	...

0800855c <CDC_Printf>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

void CDC_Printf(const char *format, ...)
{
 800855c:	b40f      	push	{r0, r1, r2, r3}
 800855e:	b580      	push	{r7, lr}
 8008560:	b082      	sub	sp, #8
 8008562:	af00      	add	r7, sp, #0
	if (HOST_PORT_COM_OPEN)
 8008564:	4b11      	ldr	r3, [pc, #68]	; (80085ac <CDC_Printf+0x50>)
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d018      	beq.n	800859e <CDC_Printf+0x42>
	{
		va_list arg;
		va_start(arg, format);
 800856c:	f107 0314 	add.w	r3, r7, #20
 8008570:	607b      	str	r3, [r7, #4]
		vsprintf((char*) UserTxBufferFS, format, arg);
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	6939      	ldr	r1, [r7, #16]
 8008576:	480e      	ldr	r0, [pc, #56]	; (80085b0 <CDC_Printf+0x54>)
 8008578:	f002 fd54 	bl	800b024 <vsiprintf>
		va_end(arg);
		while(CDC_Transmit_FS(UserTxBufferFS, strlen((char*) UserTxBufferFS)) == USBD_BUSY && HOST_PORT_COM_OPEN)
 800857c:	bf00      	nop
 800857e:	480c      	ldr	r0, [pc, #48]	; (80085b0 <CDC_Printf+0x54>)
 8008580:	f7f7 fe30 	bl	80001e4 <strlen>
 8008584:	4603      	mov	r3, r0
 8008586:	b29b      	uxth	r3, r3
 8008588:	4619      	mov	r1, r3
 800858a:	4809      	ldr	r0, [pc, #36]	; (80085b0 <CDC_Printf+0x54>)
 800858c:	f7ff ff9a 	bl	80084c4 <CDC_Transmit_FS>
 8008590:	4603      	mov	r3, r0
 8008592:	2b01      	cmp	r3, #1
 8008594:	d103      	bne.n	800859e <CDC_Printf+0x42>
 8008596:	4b05      	ldr	r3, [pc, #20]	; (80085ac <CDC_Printf+0x50>)
 8008598:	781b      	ldrb	r3, [r3, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1ef      	bne.n	800857e <CDC_Printf+0x22>
		{
		}
	}
}
 800859e:	bf00      	nop
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085a8:	b004      	add	sp, #16
 80085aa:	4770      	bx	lr
 80085ac:	20000779 	.word	0x20000779
 80085b0:	20008d6c 	.word	0x20008d6c

080085b4 <CDC_Scanf>:

void CDC_Scanf(const char *format, ...)
{
 80085b4:	b40f      	push	{r0, r1, r2, r3}
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b082      	sub	sp, #8
 80085ba:	af00      	add	r7, sp, #0
	while (!CDC_RX_DATA_PENDING && HOST_PORT_COM_OPEN)
 80085bc:	e005      	b.n	80085ca <CDC_Scanf+0x16>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80085be:	2201      	movs	r2, #1
 80085c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80085c4:	4814      	ldr	r0, [pc, #80]	; (8008618 <CDC_Scanf+0x64>)
 80085c6:	f7f9 ff2d 	bl	8002424 <HAL_GPIO_WritePin>
	while (!CDC_RX_DATA_PENDING && HOST_PORT_COM_OPEN)
 80085ca:	4b14      	ldr	r3, [pc, #80]	; (800861c <CDC_Scanf+0x68>)
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	f083 0301 	eor.w	r3, r3, #1
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d003      	beq.n	80085e0 <CDC_Scanf+0x2c>
 80085d8:	4b11      	ldr	r3, [pc, #68]	; (8008620 <CDC_Scanf+0x6c>)
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1ee      	bne.n	80085be <CDC_Scanf+0xa>
	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80085e0:	2200      	movs	r2, #0
 80085e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80085e6:	480c      	ldr	r0, [pc, #48]	; (8008618 <CDC_Scanf+0x64>)
 80085e8:	f7f9 ff1c 	bl	8002424 <HAL_GPIO_WritePin>
	if (CDC_RX_DATA_PENDING)
 80085ec:	4b0b      	ldr	r3, [pc, #44]	; (800861c <CDC_Scanf+0x68>)
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00a      	beq.n	800860a <CDC_Scanf+0x56>
	{
		va_list arg;
		va_start(arg, format);
 80085f4:	f107 0314 	add.w	r3, r7, #20
 80085f8:	607b      	str	r3, [r7, #4]
		vsscanf((char*) UserRxBufferFS, format, arg);
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	6939      	ldr	r1, [r7, #16]
 80085fe:	4809      	ldr	r0, [pc, #36]	; (8008624 <CDC_Scanf+0x70>)
 8008600:	f002 fd3e 	bl	800b080 <vsiscanf>
		va_end(arg);
		CDC_RX_DATA_PENDING = 0;
 8008604:	4b05      	ldr	r3, [pc, #20]	; (800861c <CDC_Scanf+0x68>)
 8008606:	2200      	movs	r2, #0
 8008608:	701a      	strb	r2, [r3, #0]
	}
}
 800860a:	bf00      	nop
 800860c:	3708      	adds	r7, #8
 800860e:	46bd      	mov	sp, r7
 8008610:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008614:	b004      	add	sp, #16
 8008616:	4770      	bx	lr
 8008618:	40020c00 	.word	0x40020c00
 800861c:	2000077a 	.word	0x2000077a
 8008620:	20000779 	.word	0x20000779
 8008624:	20008cec 	.word	0x20008cec

08008628 <CDC_Spin>:

void CDC_Spin(const char *format, ...)
{
 8008628:	b40f      	push	{r0, r1, r2, r3}
 800862a:	b580      	push	{r7, lr}
 800862c:	b0a4      	sub	sp, #144	; 0x90
 800862e:	af00      	add	r7, sp, #0
	if (HOST_PORT_COM_OPEN)
 8008630:	4b1f      	ldr	r3, [pc, #124]	; (80086b0 <CDC_Spin+0x88>)
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d034      	beq.n	80086a2 <CDC_Spin+0x7a>
	{
		static uint8_t i;
		char w[5] = "-\\|/";
 8008638:	4a1e      	ldr	r2, [pc, #120]	; (80086b4 <CDC_Spin+0x8c>)
 800863a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800863e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008642:	6018      	str	r0, [r3, #0]
 8008644:	3304      	adds	r3, #4
 8008646:	7019      	strb	r1, [r3, #0]
		char str[APP_TX_DATA_SIZE];
		va_list arg;
		va_start(arg, format);
 8008648:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800864c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		vsprintf(str, format, arg);
 8008650:	1d3b      	adds	r3, r7, #4
 8008652:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008656:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800865a:	4618      	mov	r0, r3
 800865c:	f002 fce2 	bl	800b024 <vsiprintf>
		va_end(arg);
		CDC_Printf("\r[ %c%c ] %s ", w[i], w[i], str);
 8008660:	4b15      	ldr	r3, [pc, #84]	; (80086b8 <CDC_Spin+0x90>)
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8008668:	4413      	add	r3, r2
 800866a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800866e:	4619      	mov	r1, r3
 8008670:	4b11      	ldr	r3, [pc, #68]	; (80086b8 <CDC_Spin+0x90>)
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8008678:	4413      	add	r3, r2
 800867a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800867e:	461a      	mov	r2, r3
 8008680:	1d3b      	adds	r3, r7, #4
 8008682:	480e      	ldr	r0, [pc, #56]	; (80086bc <CDC_Spin+0x94>)
 8008684:	f7ff ff6a 	bl	800855c <CDC_Printf>
		i++;
 8008688:	4b0b      	ldr	r3, [pc, #44]	; (80086b8 <CDC_Spin+0x90>)
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	3301      	adds	r3, #1
 800868e:	b2da      	uxtb	r2, r3
 8008690:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <CDC_Spin+0x90>)
 8008692:	701a      	strb	r2, [r3, #0]
		i = i%4;
 8008694:	4b08      	ldr	r3, [pc, #32]	; (80086b8 <CDC_Spin+0x90>)
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	f003 0303 	and.w	r3, r3, #3
 800869c:	b2da      	uxtb	r2, r3
 800869e:	4b06      	ldr	r3, [pc, #24]	; (80086b8 <CDC_Spin+0x90>)
 80086a0:	701a      	strb	r2, [r3, #0]
	}
}
 80086a2:	bf00      	nop
 80086a4:	3790      	adds	r7, #144	; 0x90
 80086a6:	46bd      	mov	sp, r7
 80086a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80086ac:	b004      	add	sp, #16
 80086ae:	4770      	bx	lr
 80086b0:	20000779 	.word	0x20000779
 80086b4:	0800cbb4 	.word	0x0800cbb4
 80086b8:	20000800 	.word	0x20000800
 80086bc:	0800cba4 	.word	0x0800cba4

080086c0 <CDC_Clear>:

void CDC_Clear(void)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	af00      	add	r7, sp, #0
	while(CDC_Transmit_FS((uint8_t *)"\033[2J", 4) == USBD_BUSY && HOST_PORT_COM_OPEN)
 80086c4:	bf00      	nop
 80086c6:	2104      	movs	r1, #4
 80086c8:	4805      	ldr	r0, [pc, #20]	; (80086e0 <CDC_Clear+0x20>)
 80086ca:	f7ff fefb 	bl	80084c4 <CDC_Transmit_FS>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d103      	bne.n	80086dc <CDC_Clear+0x1c>
 80086d4:	4b03      	ldr	r3, [pc, #12]	; (80086e4 <CDC_Clear+0x24>)
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1f4      	bne.n	80086c6 <CDC_Clear+0x6>
	{
	}
}
 80086dc:	bf00      	nop
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	0800cbbc 	.word	0x0800cbbc
 80086e4:	20000779 	.word	0x20000779

080086e8 <CDC_Move>:
{
	CDC_Printf("\033[%d;%dH", y, x);
}

void CDC_Move(int16_t x, int16_t y)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	4603      	mov	r3, r0
 80086f0:	460a      	mov	r2, r1
 80086f2:	80fb      	strh	r3, [r7, #6]
 80086f4:	4613      	mov	r3, r2
 80086f6:	80bb      	strh	r3, [r7, #4]
		if (x < 0)
 80086f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	da09      	bge.n	8008714 <CDC_Move+0x2c>
		{
			CDC_Printf("\033[%dD", abs(x));
 8008700:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008704:	2b00      	cmp	r3, #0
 8008706:	bfb8      	it	lt
 8008708:	425b      	neglt	r3, r3
 800870a:	4619      	mov	r1, r3
 800870c:	4814      	ldr	r0, [pc, #80]	; (8008760 <CDC_Move+0x78>)
 800870e:	f7ff ff25 	bl	800855c <CDC_Printf>
 8008712:	e009      	b.n	8008728 <CDC_Move+0x40>
		}
		else if (x > 0)
 8008714:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008718:	2b00      	cmp	r3, #0
 800871a:	dd05      	ble.n	8008728 <CDC_Move+0x40>
		{
			CDC_Printf("\033[%dC", x);
 800871c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008720:	4619      	mov	r1, r3
 8008722:	4810      	ldr	r0, [pc, #64]	; (8008764 <CDC_Move+0x7c>)
 8008724:	f7ff ff1a 	bl	800855c <CDC_Printf>
		}

		if (y < 0)
 8008728:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	da09      	bge.n	8008744 <CDC_Move+0x5c>
		{
			CDC_Printf("\033[%dA", abs(y));
 8008730:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008734:	2b00      	cmp	r3, #0
 8008736:	bfb8      	it	lt
 8008738:	425b      	neglt	r3, r3
 800873a:	4619      	mov	r1, r3
 800873c:	480a      	ldr	r0, [pc, #40]	; (8008768 <CDC_Move+0x80>)
 800873e:	f7ff ff0d 	bl	800855c <CDC_Printf>
		}
		else if (y > 0)
		{
			CDC_Printf("\033[%dB", y);
		}
}
 8008742:	e009      	b.n	8008758 <CDC_Move+0x70>
		else if (y > 0)
 8008744:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008748:	2b00      	cmp	r3, #0
 800874a:	dd05      	ble.n	8008758 <CDC_Move+0x70>
			CDC_Printf("\033[%dB", y);
 800874c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008750:	4619      	mov	r1, r3
 8008752:	4806      	ldr	r0, [pc, #24]	; (800876c <CDC_Move+0x84>)
 8008754:	f7ff ff02 	bl	800855c <CDC_Printf>
}
 8008758:	bf00      	nop
 800875a:	3708      	adds	r7, #8
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}
 8008760:	0800cbd0 	.word	0x0800cbd0
 8008764:	0800cbd8 	.word	0x0800cbd8
 8008768:	0800cbe0 	.word	0x0800cbe0
 800876c:	0800cbe8 	.word	0x0800cbe8

08008770 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	4603      	mov	r3, r0
 8008778:	6039      	str	r1, [r7, #0]
 800877a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	2212      	movs	r2, #18
 8008780:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008782:	4b03      	ldr	r3, [pc, #12]	; (8008790 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008784:	4618      	mov	r0, r3
 8008786:	370c      	adds	r7, #12
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr
 8008790:	2000054c 	.word	0x2000054c

08008794 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	4603      	mov	r3, r0
 800879c:	6039      	str	r1, [r7, #0]
 800879e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	2204      	movs	r2, #4
 80087a4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80087a6:	4b03      	ldr	r3, [pc, #12]	; (80087b4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr
 80087b4:	20000560 	.word	0x20000560

080087b8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	4603      	mov	r3, r0
 80087c0:	6039      	str	r1, [r7, #0]
 80087c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80087c4:	79fb      	ldrb	r3, [r7, #7]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d105      	bne.n	80087d6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	4907      	ldr	r1, [pc, #28]	; (80087ec <USBD_FS_ProductStrDescriptor+0x34>)
 80087ce:	4808      	ldr	r0, [pc, #32]	; (80087f0 <USBD_FS_ProductStrDescriptor+0x38>)
 80087d0:	f7ff fbb5 	bl	8007f3e <USBD_GetString>
 80087d4:	e004      	b.n	80087e0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087d6:	683a      	ldr	r2, [r7, #0]
 80087d8:	4904      	ldr	r1, [pc, #16]	; (80087ec <USBD_FS_ProductStrDescriptor+0x34>)
 80087da:	4805      	ldr	r0, [pc, #20]	; (80087f0 <USBD_FS_ProductStrDescriptor+0x38>)
 80087dc:	f7ff fbaf 	bl	8007f3e <USBD_GetString>
  }
  return USBD_StrDesc;
 80087e0:	4b02      	ldr	r3, [pc, #8]	; (80087ec <USBD_FS_ProductStrDescriptor+0x34>)
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3708      	adds	r7, #8
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
 80087ea:	bf00      	nop
 80087ec:	20008dec 	.word	0x20008dec
 80087f0:	0800cbf0 	.word	0x0800cbf0

080087f4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	4603      	mov	r3, r0
 80087fc:	6039      	str	r1, [r7, #0]
 80087fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008800:	683a      	ldr	r2, [r7, #0]
 8008802:	4904      	ldr	r1, [pc, #16]	; (8008814 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008804:	4804      	ldr	r0, [pc, #16]	; (8008818 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008806:	f7ff fb9a 	bl	8007f3e <USBD_GetString>
  return USBD_StrDesc;
 800880a:	4b02      	ldr	r3, [pc, #8]	; (8008814 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800880c:	4618      	mov	r0, r3
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	20008dec 	.word	0x20008dec
 8008818:	0800cc08 	.word	0x0800cc08

0800881c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	4603      	mov	r3, r0
 8008824:	6039      	str	r1, [r7, #0]
 8008826:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	221a      	movs	r2, #26
 800882c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800882e:	f000 f843 	bl	80088b8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008832:	4b02      	ldr	r3, [pc, #8]	; (800883c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008834:	4618      	mov	r0, r3
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	20000564 	.word	0x20000564

08008840 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	4603      	mov	r3, r0
 8008848:	6039      	str	r1, [r7, #0]
 800884a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800884c:	79fb      	ldrb	r3, [r7, #7]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d105      	bne.n	800885e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008852:	683a      	ldr	r2, [r7, #0]
 8008854:	4907      	ldr	r1, [pc, #28]	; (8008874 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008856:	4808      	ldr	r0, [pc, #32]	; (8008878 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008858:	f7ff fb71 	bl	8007f3e <USBD_GetString>
 800885c:	e004      	b.n	8008868 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800885e:	683a      	ldr	r2, [r7, #0]
 8008860:	4904      	ldr	r1, [pc, #16]	; (8008874 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008862:	4805      	ldr	r0, [pc, #20]	; (8008878 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008864:	f7ff fb6b 	bl	8007f3e <USBD_GetString>
  }
  return USBD_StrDesc;
 8008868:	4b02      	ldr	r3, [pc, #8]	; (8008874 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800886a:	4618      	mov	r0, r3
 800886c:	3708      	adds	r7, #8
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	20008dec 	.word	0x20008dec
 8008878:	0800cc1c 	.word	0x0800cc1c

0800887c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b082      	sub	sp, #8
 8008880:	af00      	add	r7, sp, #0
 8008882:	4603      	mov	r3, r0
 8008884:	6039      	str	r1, [r7, #0]
 8008886:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008888:	79fb      	ldrb	r3, [r7, #7]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d105      	bne.n	800889a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800888e:	683a      	ldr	r2, [r7, #0]
 8008890:	4907      	ldr	r1, [pc, #28]	; (80088b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008892:	4808      	ldr	r0, [pc, #32]	; (80088b4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008894:	f7ff fb53 	bl	8007f3e <USBD_GetString>
 8008898:	e004      	b.n	80088a4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	4904      	ldr	r1, [pc, #16]	; (80088b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800889e:	4805      	ldr	r0, [pc, #20]	; (80088b4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088a0:	f7ff fb4d 	bl	8007f3e <USBD_GetString>
  }
  return USBD_StrDesc;
 80088a4:	4b02      	ldr	r3, [pc, #8]	; (80088b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3708      	adds	r7, #8
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	20008dec 	.word	0x20008dec
 80088b4:	0800cc28 	.word	0x0800cc28

080088b8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80088be:	4b0f      	ldr	r3, [pc, #60]	; (80088fc <Get_SerialNum+0x44>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80088c4:	4b0e      	ldr	r3, [pc, #56]	; (8008900 <Get_SerialNum+0x48>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80088ca:	4b0e      	ldr	r3, [pc, #56]	; (8008904 <Get_SerialNum+0x4c>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4413      	add	r3, r2
 80088d6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d009      	beq.n	80088f2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80088de:	2208      	movs	r2, #8
 80088e0:	4909      	ldr	r1, [pc, #36]	; (8008908 <Get_SerialNum+0x50>)
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f000 f814 	bl	8008910 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80088e8:	2204      	movs	r2, #4
 80088ea:	4908      	ldr	r1, [pc, #32]	; (800890c <Get_SerialNum+0x54>)
 80088ec:	68b8      	ldr	r0, [r7, #8]
 80088ee:	f000 f80f 	bl	8008910 <IntToUnicode>
  }
}
 80088f2:	bf00      	nop
 80088f4:	3710      	adds	r7, #16
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop
 80088fc:	1fff7a10 	.word	0x1fff7a10
 8008900:	1fff7a14 	.word	0x1fff7a14
 8008904:	1fff7a18 	.word	0x1fff7a18
 8008908:	20000566 	.word	0x20000566
 800890c:	20000576 	.word	0x20000576

08008910 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008910:	b480      	push	{r7}
 8008912:	b087      	sub	sp, #28
 8008914:	af00      	add	r7, sp, #0
 8008916:	60f8      	str	r0, [r7, #12]
 8008918:	60b9      	str	r1, [r7, #8]
 800891a:	4613      	mov	r3, r2
 800891c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800891e:	2300      	movs	r3, #0
 8008920:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008922:	2300      	movs	r3, #0
 8008924:	75fb      	strb	r3, [r7, #23]
 8008926:	e027      	b.n	8008978 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	0f1b      	lsrs	r3, r3, #28
 800892c:	2b09      	cmp	r3, #9
 800892e:	d80b      	bhi.n	8008948 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	0f1b      	lsrs	r3, r3, #28
 8008934:	b2da      	uxtb	r2, r3
 8008936:	7dfb      	ldrb	r3, [r7, #23]
 8008938:	005b      	lsls	r3, r3, #1
 800893a:	4619      	mov	r1, r3
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	440b      	add	r3, r1
 8008940:	3230      	adds	r2, #48	; 0x30
 8008942:	b2d2      	uxtb	r2, r2
 8008944:	701a      	strb	r2, [r3, #0]
 8008946:	e00a      	b.n	800895e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	0f1b      	lsrs	r3, r3, #28
 800894c:	b2da      	uxtb	r2, r3
 800894e:	7dfb      	ldrb	r3, [r7, #23]
 8008950:	005b      	lsls	r3, r3, #1
 8008952:	4619      	mov	r1, r3
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	440b      	add	r3, r1
 8008958:	3237      	adds	r2, #55	; 0x37
 800895a:	b2d2      	uxtb	r2, r2
 800895c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	011b      	lsls	r3, r3, #4
 8008962:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008964:	7dfb      	ldrb	r3, [r7, #23]
 8008966:	005b      	lsls	r3, r3, #1
 8008968:	3301      	adds	r3, #1
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	4413      	add	r3, r2
 800896e:	2200      	movs	r2, #0
 8008970:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008972:	7dfb      	ldrb	r3, [r7, #23]
 8008974:	3301      	adds	r3, #1
 8008976:	75fb      	strb	r3, [r7, #23]
 8008978:	7dfa      	ldrb	r2, [r7, #23]
 800897a:	79fb      	ldrb	r3, [r7, #7]
 800897c:	429a      	cmp	r2, r3
 800897e:	d3d3      	bcc.n	8008928 <IntToUnicode+0x18>
  }
}
 8008980:	bf00      	nop
 8008982:	371c      	adds	r7, #28
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b08a      	sub	sp, #40	; 0x28
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008994:	f107 0314 	add.w	r3, r7, #20
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
 800899c:	605a      	str	r2, [r3, #4]
 800899e:	609a      	str	r2, [r3, #8]
 80089a0:	60da      	str	r2, [r3, #12]
 80089a2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80089ac:	d147      	bne.n	8008a3e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089ae:	2300      	movs	r3, #0
 80089b0:	613b      	str	r3, [r7, #16]
 80089b2:	4b25      	ldr	r3, [pc, #148]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 80089b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b6:	4a24      	ldr	r2, [pc, #144]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 80089b8:	f043 0301 	orr.w	r3, r3, #1
 80089bc:	6313      	str	r3, [r2, #48]	; 0x30
 80089be:	4b22      	ldr	r3, [pc, #136]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 80089c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	613b      	str	r3, [r7, #16]
 80089c8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80089ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80089d0:	2300      	movs	r3, #0
 80089d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089d4:	2300      	movs	r3, #0
 80089d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80089d8:	f107 0314 	add.w	r3, r7, #20
 80089dc:	4619      	mov	r1, r3
 80089de:	481b      	ldr	r0, [pc, #108]	; (8008a4c <HAL_PCD_MspInit+0xc0>)
 80089e0:	f7f9 fb6e 	bl	80020c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80089e4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80089e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089ea:	2302      	movs	r3, #2
 80089ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089ee:	2300      	movs	r3, #0
 80089f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089f2:	2300      	movs	r3, #0
 80089f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80089f6:	230a      	movs	r3, #10
 80089f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089fa:	f107 0314 	add.w	r3, r7, #20
 80089fe:	4619      	mov	r1, r3
 8008a00:	4812      	ldr	r0, [pc, #72]	; (8008a4c <HAL_PCD_MspInit+0xc0>)
 8008a02:	f7f9 fb5d 	bl	80020c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a06:	4b10      	ldr	r3, [pc, #64]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 8008a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a0a:	4a0f      	ldr	r2, [pc, #60]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 8008a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a10:	6353      	str	r3, [r2, #52]	; 0x34
 8008a12:	2300      	movs	r3, #0
 8008a14:	60fb      	str	r3, [r7, #12]
 8008a16:	4b0c      	ldr	r3, [pc, #48]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 8008a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a1a:	4a0b      	ldr	r2, [pc, #44]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 8008a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008a20:	6453      	str	r3, [r2, #68]	; 0x44
 8008a22:	4b09      	ldr	r3, [pc, #36]	; (8008a48 <HAL_PCD_MspInit+0xbc>)
 8008a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a2a:	60fb      	str	r3, [r7, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008a2e:	2200      	movs	r2, #0
 8008a30:	2100      	movs	r1, #0
 8008a32:	2043      	movs	r0, #67	; 0x43
 8008a34:	f7f8 ff83 	bl	800193e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008a38:	2043      	movs	r0, #67	; 0x43
 8008a3a:	f7f8 ff9c 	bl	8001976 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008a3e:	bf00      	nop
 8008a40:	3728      	adds	r7, #40	; 0x28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	40023800 	.word	0x40023800
 8008a4c:	40020000 	.word	0x40020000

08008a50 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008a64:	4619      	mov	r1, r3
 8008a66:	4610      	mov	r0, r2
 8008a68:	f7fe fae6 	bl	8007038 <USBD_LL_SetupStage>
}
 8008a6c:	bf00      	nop
 8008a6e:	3708      	adds	r7, #8
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b082      	sub	sp, #8
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008a86:	78fa      	ldrb	r2, [r7, #3]
 8008a88:	6879      	ldr	r1, [r7, #4]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	00db      	lsls	r3, r3, #3
 8008a8e:	1a9b      	subs	r3, r3, r2
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	440b      	add	r3, r1
 8008a94:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	78fb      	ldrb	r3, [r7, #3]
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	f7fe fb1e 	bl	80070de <USBD_LL_DataOutStage>
}
 8008aa2:	bf00      	nop
 8008aa4:	3708      	adds	r7, #8
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}

08008aaa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aaa:	b580      	push	{r7, lr}
 8008aac:	b082      	sub	sp, #8
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
 8008ab2:	460b      	mov	r3, r1
 8008ab4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008abc:	78fa      	ldrb	r2, [r7, #3]
 8008abe:	6879      	ldr	r1, [r7, #4]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	00db      	lsls	r3, r3, #3
 8008ac4:	1a9b      	subs	r3, r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	440b      	add	r3, r1
 8008aca:	3348      	adds	r3, #72	; 0x48
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	78fb      	ldrb	r3, [r7, #3]
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	f7fe fb67 	bl	80071a4 <USBD_LL_DataInStage>
}
 8008ad6:	bf00      	nop
 8008ad8:	3708      	adds	r7, #8
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b082      	sub	sp, #8
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008aec:	4618      	mov	r0, r3
 8008aee:	f7fe fc6b 	bl	80073c8 <USBD_LL_SOF>
}
 8008af2:	bf00      	nop
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b02:	2301      	movs	r3, #1
 8008b04:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d102      	bne.n	8008b14 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	73fb      	strb	r3, [r7, #15]
 8008b12:	e008      	b.n	8008b26 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d102      	bne.n	8008b22 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	73fb      	strb	r3, [r7, #15]
 8008b20:	e001      	b.n	8008b26 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008b22:	f7f8 fb0d 	bl	8001140 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008b2c:	7bfa      	ldrb	r2, [r7, #15]
 8008b2e:	4611      	mov	r1, r2
 8008b30:	4618      	mov	r0, r3
 8008b32:	f7fe fc0e 	bl	8007352 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7fe fbc7 	bl	80072d0 <USBD_LL_Reset>
}
 8008b42:	bf00      	nop
 8008b44:	3710      	adds	r7, #16
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
	...

08008b4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fe fc09 	bl	8007372 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	6812      	ldr	r2, [r2, #0]
 8008b6e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b72:	f043 0301 	orr.w	r3, r3, #1
 8008b76:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6a1b      	ldr	r3, [r3, #32]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d005      	beq.n	8008b8c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008b80:	4b04      	ldr	r3, [pc, #16]	; (8008b94 <HAL_PCD_SuspendCallback+0x48>)
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	4a03      	ldr	r2, [pc, #12]	; (8008b94 <HAL_PCD_SuspendCallback+0x48>)
 8008b86:	f043 0306 	orr.w	r3, r3, #6
 8008b8a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008b8c:	bf00      	nop
 8008b8e:	3708      	adds	r7, #8
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	e000ed00 	.word	0xe000ed00

08008b98 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b082      	sub	sp, #8
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7fe fbf8 	bl	800739c <USBD_LL_Resume>
}
 8008bac:	bf00      	nop
 8008bae:	3708      	adds	r7, #8
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008bc6:	78fa      	ldrb	r2, [r7, #3]
 8008bc8:	4611      	mov	r1, r2
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f7fe fc23 	bl	8007416 <USBD_LL_IsoOUTIncomplete>
}
 8008bd0:	bf00      	nop
 8008bd2:	3708      	adds	r7, #8
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	460b      	mov	r3, r1
 8008be2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008bea:	78fa      	ldrb	r2, [r7, #3]
 8008bec:	4611      	mov	r1, r2
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7fe fc04 	bl	80073fc <USBD_LL_IsoINIncomplete>
}
 8008bf4:	bf00      	nop
 8008bf6:	3708      	adds	r7, #8
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fe fc10 	bl	8007430 <USBD_LL_DevConnected>
}
 8008c10:	bf00      	nop
 8008c12:	3708      	adds	r7, #8
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fe fc0d 	bl	8007446 <USBD_LL_DevDisconnected>
}
 8008c2c:	bf00      	nop
 8008c2e:	3708      	adds	r7, #8
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b082      	sub	sp, #8
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d13c      	bne.n	8008cbe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008c44:	4a20      	ldr	r2, [pc, #128]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a1e      	ldr	r2, [pc, #120]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c50:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c54:	4b1c      	ldr	r3, [pc, #112]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008c5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008c5c:	4b1a      	ldr	r3, [pc, #104]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c5e:	2204      	movs	r2, #4
 8008c60:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008c62:	4b19      	ldr	r3, [pc, #100]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c64:	2202      	movs	r2, #2
 8008c66:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008c68:	4b17      	ldr	r3, [pc, #92]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008c6e:	4b16      	ldr	r3, [pc, #88]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c70:	2202      	movs	r2, #2
 8008c72:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008c74:	4b14      	ldr	r3, [pc, #80]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c76:	2200      	movs	r2, #0
 8008c78:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008c7a:	4b13      	ldr	r3, [pc, #76]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008c80:	4b11      	ldr	r3, [pc, #68]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008c86:	4b10      	ldr	r3, [pc, #64]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c88:	2200      	movs	r2, #0
 8008c8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008c8c:	4b0e      	ldr	r3, [pc, #56]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c8e:	2200      	movs	r2, #0
 8008c90:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008c92:	480d      	ldr	r0, [pc, #52]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008c94:	f7fa fc06 	bl	80034a4 <HAL_PCD_Init>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d001      	beq.n	8008ca2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008c9e:	f7f8 fa4f 	bl	8001140 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008ca2:	2180      	movs	r1, #128	; 0x80
 8008ca4:	4808      	ldr	r0, [pc, #32]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008ca6:	f7fb fd64 	bl	8004772 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008caa:	2240      	movs	r2, #64	; 0x40
 8008cac:	2100      	movs	r1, #0
 8008cae:	4806      	ldr	r0, [pc, #24]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008cb0:	f7fb fd18 	bl	80046e4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008cb4:	2280      	movs	r2, #128	; 0x80
 8008cb6:	2101      	movs	r1, #1
 8008cb8:	4803      	ldr	r0, [pc, #12]	; (8008cc8 <USBD_LL_Init+0x94>)
 8008cba:	f7fb fd13 	bl	80046e4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3708      	adds	r7, #8
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	20008fec 	.word	0x20008fec

08008ccc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fa fcfb 	bl	80036de <HAL_PCD_Start>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cec:	7bfb      	ldrb	r3, [r7, #15]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f000 f92a 	bl	8008f48 <USBD_Get_USB_Status>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cf8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b084      	sub	sp, #16
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
 8008d0a:	4608      	mov	r0, r1
 8008d0c:	4611      	mov	r1, r2
 8008d0e:	461a      	mov	r2, r3
 8008d10:	4603      	mov	r3, r0
 8008d12:	70fb      	strb	r3, [r7, #3]
 8008d14:	460b      	mov	r3, r1
 8008d16:	70bb      	strb	r3, [r7, #2]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d20:	2300      	movs	r3, #0
 8008d22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008d2a:	78bb      	ldrb	r3, [r7, #2]
 8008d2c:	883a      	ldrh	r2, [r7, #0]
 8008d2e:	78f9      	ldrb	r1, [r7, #3]
 8008d30:	f7fb f8df 	bl	8003ef2 <HAL_PCD_EP_Open>
 8008d34:	4603      	mov	r3, r0
 8008d36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f000 f904 	bl	8008f48 <USBD_Get_USB_Status>
 8008d40:	4603      	mov	r3, r0
 8008d42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d44:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b084      	sub	sp, #16
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	460b      	mov	r3, r1
 8008d58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008d68:	78fa      	ldrb	r2, [r7, #3]
 8008d6a:	4611      	mov	r1, r2
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7fb f928 	bl	8003fc2 <HAL_PCD_EP_Close>
 8008d72:	4603      	mov	r3, r0
 8008d74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d76:	7bfb      	ldrb	r3, [r7, #15]
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f000 f8e5 	bl	8008f48 <USBD_Get_USB_Status>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d82:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3710      	adds	r7, #16
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	460b      	mov	r3, r1
 8008d96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008da6:	78fa      	ldrb	r2, [r7, #3]
 8008da8:	4611      	mov	r1, r2
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7fb fa00 	bl	80041b0 <HAL_PCD_EP_SetStall>
 8008db0:	4603      	mov	r3, r0
 8008db2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
 8008db6:	4618      	mov	r0, r3
 8008db8:	f000 f8c6 	bl	8008f48 <USBD_Get_USB_Status>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b084      	sub	sp, #16
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008de4:	78fa      	ldrb	r2, [r7, #3]
 8008de6:	4611      	mov	r1, r2
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7fb fa45 	bl	8004278 <HAL_PCD_EP_ClrStall>
 8008dee:	4603      	mov	r3, r0
 8008df0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008df2:	7bfb      	ldrb	r3, [r7, #15]
 8008df4:	4618      	mov	r0, r3
 8008df6:	f000 f8a7 	bl	8008f48 <USBD_Get_USB_Status>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dfe:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3710      	adds	r7, #16
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	460b      	mov	r3, r1
 8008e12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008e1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	da0b      	bge.n	8008e3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008e24:	78fb      	ldrb	r3, [r7, #3]
 8008e26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e2a:	68f9      	ldr	r1, [r7, #12]
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	1a9b      	subs	r3, r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	440b      	add	r3, r1
 8008e36:	333e      	adds	r3, #62	; 0x3e
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	e00b      	b.n	8008e54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008e3c:	78fb      	ldrb	r3, [r7, #3]
 8008e3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e42:	68f9      	ldr	r1, [r7, #12]
 8008e44:	4613      	mov	r3, r2
 8008e46:	00db      	lsls	r3, r3, #3
 8008e48:	1a9b      	subs	r3, r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	440b      	add	r3, r1
 8008e4e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008e52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	460b      	mov	r3, r1
 8008e6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e70:	2300      	movs	r3, #0
 8008e72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e7a:	78fa      	ldrb	r2, [r7, #3]
 8008e7c:	4611      	mov	r1, r2
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7fb f812 	bl	8003ea8 <HAL_PCD_SetAddress>
 8008e84:	4603      	mov	r3, r0
 8008e86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e88:	7bfb      	ldrb	r3, [r7, #15]
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f000 f85c 	bl	8008f48 <USBD_Get_USB_Status>
 8008e90:	4603      	mov	r3, r0
 8008e92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e94:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3710      	adds	r7, #16
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b086      	sub	sp, #24
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
 8008eaa:	460b      	mov	r3, r1
 8008eac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008ebc:	7af9      	ldrb	r1, [r7, #11]
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	f7fb f92b 	bl	800411c <HAL_PCD_EP_Transmit>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008eca:	7dfb      	ldrb	r3, [r7, #23]
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 f83b 	bl	8008f48 <USBD_Get_USB_Status>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008ed6:	7dbb      	ldrb	r3, [r7, #22]
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3718      	adds	r7, #24
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}

08008ee0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b086      	sub	sp, #24
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	607a      	str	r2, [r7, #4]
 8008eea:	603b      	str	r3, [r7, #0]
 8008eec:	460b      	mov	r3, r1
 8008eee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008efe:	7af9      	ldrb	r1, [r7, #11]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	f7fb f8a7 	bl	8004056 <HAL_PCD_EP_Receive>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f0c:	7dfb      	ldrb	r3, [r7, #23]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 f81a 	bl	8008f48 <USBD_Get_USB_Status>
 8008f14:	4603      	mov	r3, r0
 8008f16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f18:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3718      	adds	r7, #24
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b082      	sub	sp, #8
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f34:	78fa      	ldrb	r2, [r7, #3]
 8008f36:	4611      	mov	r1, r2
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7fb f8d7 	bl	80040ec <HAL_PCD_EP_GetRxCount>
 8008f3e:	4603      	mov	r3, r0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3708      	adds	r7, #8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	4603      	mov	r3, r0
 8008f50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f52:	2300      	movs	r3, #0
 8008f54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f56:	79fb      	ldrb	r3, [r7, #7]
 8008f58:	2b03      	cmp	r3, #3
 8008f5a:	d817      	bhi.n	8008f8c <USBD_Get_USB_Status+0x44>
 8008f5c:	a201      	add	r2, pc, #4	; (adr r2, 8008f64 <USBD_Get_USB_Status+0x1c>)
 8008f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f62:	bf00      	nop
 8008f64:	08008f75 	.word	0x08008f75
 8008f68:	08008f7b 	.word	0x08008f7b
 8008f6c:	08008f81 	.word	0x08008f81
 8008f70:	08008f87 	.word	0x08008f87
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	73fb      	strb	r3, [r7, #15]
    break;
 8008f78:	e00b      	b.n	8008f92 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	73fb      	strb	r3, [r7, #15]
    break;
 8008f7e:	e008      	b.n	8008f92 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008f80:	2301      	movs	r3, #1
 8008f82:	73fb      	strb	r3, [r7, #15]
    break;
 8008f84:	e005      	b.n	8008f92 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008f86:	2303      	movs	r3, #3
 8008f88:	73fb      	strb	r3, [r7, #15]
    break;
 8008f8a:	e002      	b.n	8008f92 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	73fb      	strb	r3, [r7, #15]
    break;
 8008f90:	bf00      	nop
  }
  return usb_status;
 8008f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <D16_GENERIC>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	b089      	sub	sp, #36	; 0x24
 8008fa6:	68d4      	ldr	r4, [r2, #12]
 8008fa8:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8008faa:	6993      	ldr	r3, [r2, #24]
 8008fac:	9407      	str	r4, [sp, #28]
 8008fae:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8008fb0:	9306      	str	r3, [sp, #24]
 8008fb2:	9402      	str	r4, [sp, #8]
 8008fb4:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8008fb8:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8008fbc:	69d3      	ldr	r3, [r2, #28]
 8008fbe:	6896      	ldr	r6, [r2, #8]
 8008fc0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8008fc2:	9103      	str	r1, [sp, #12]
 8008fc4:	2d00      	cmp	r5, #0
 8008fc6:	d066      	beq.n	8009096 <D16_GENERIC+0xf6>
 8008fc8:	f004 0510 	and.w	r5, r4, #16
 8008fcc:	f004 0420 	and.w	r4, r4, #32
 8008fd0:	9504      	str	r5, [sp, #16]
 8008fd2:	4938      	ldr	r1, [pc, #224]	; (80090b4 <D16_GENERIC+0x114>)
 8008fd4:	9405      	str	r4, [sp, #20]
 8008fd6:	f04f 0e00 	mov.w	lr, #0
 8008fda:	4635      	mov	r5, r6
 8008fdc:	e04f      	b.n	800907e <D16_GENERIC+0xde>
 8008fde:	5d87      	ldrb	r7, [r0, r6]
 8008fe0:	7804      	ldrb	r4, [r0, #0]
 8008fe2:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8008fe6:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8008fea:	b2e6      	uxtb	r6, r4
 8008fec:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8008ff0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8008ff4:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8008ff8:	4433      	add	r3, r6
 8008ffa:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8008ffe:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8009002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009006:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800900a:	0aa3      	lsrs	r3, r4, #10
 800900c:	4c2a      	ldr	r4, [pc, #168]	; (80090b8 <D16_GENERIC+0x118>)
 800900e:	fb26 5404 	smlad	r4, r6, r4, r5
 8009012:	4d2a      	ldr	r5, [pc, #168]	; (80090bc <D16_GENERIC+0x11c>)
 8009014:	fb26 f505 	smuad	r5, r6, r5
 8009018:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800901c:	eb04 080a 	add.w	r8, r4, sl
 8009020:	eba8 080b 	sub.w	r8, r8, fp
 8009024:	4646      	mov	r6, r8
 8009026:	17f7      	asrs	r7, r6, #31
 8009028:	e9cd 6700 	strd	r6, r7, [sp]
 800902c:	9e04      	ldr	r6, [sp, #16]
 800902e:	f10e 0c01 	add.w	ip, lr, #1
 8009032:	b16e      	cbz	r6, 8009050 <D16_GENERIC+0xb0>
 8009034:	6a16      	ldr	r6, [r2, #32]
 8009036:	9f01      	ldr	r7, [sp, #4]
 8009038:	fba8 8906 	umull	r8, r9, r8, r6
 800903c:	fb06 9907 	mla	r9, r6, r7, r9
 8009040:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8009044:	f149 0900 	adc.w	r9, r9, #0
 8009048:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800904c:	46a3      	mov	fp, r4
 800904e:	4654      	mov	r4, sl
 8009050:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8009052:	9f02      	ldr	r7, [sp, #8]
 8009054:	0424      	lsls	r4, r4, #16
 8009056:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800905a:	f04f 0900 	mov.w	r9, #0
 800905e:	fb0e fe06 	mul.w	lr, lr, r6
 8009062:	fbc7 8904 	smlal	r8, r9, r7, r4
 8009066:	9e03      	ldr	r6, [sp, #12]
 8009068:	464f      	mov	r7, r9
 800906a:	10bc      	asrs	r4, r7, #2
 800906c:	f304 040f 	ssat	r4, #16, r4
 8009070:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8009074:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009076:	fa1f fe8c 	uxth.w	lr, ip
 800907a:	4574      	cmp	r4, lr
 800907c:	d90a      	bls.n	8009094 <D16_GENERIC+0xf4>
 800907e:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8009080:	2c01      	cmp	r4, #1
 8009082:	b2e6      	uxtb	r6, r4
 8009084:	d1ab      	bne.n	8008fde <D16_GENERIC+0x3e>
 8009086:	9e05      	ldr	r6, [sp, #20]
 8009088:	f850 4b02 	ldr.w	r4, [r0], #2
 800908c:	2e00      	cmp	r6, #0
 800908e:	d0ac      	beq.n	8008fea <D16_GENERIC+0x4a>
 8009090:	ba64      	rev16	r4, r4
 8009092:	e7aa      	b.n	8008fea <D16_GENERIC+0x4a>
 8009094:	462e      	mov	r6, r5
 8009096:	9907      	ldr	r1, [sp, #28]
 8009098:	61d3      	str	r3, [r2, #28]
 800909a:	9b06      	ldr	r3, [sp, #24]
 800909c:	6096      	str	r6, [r2, #8]
 800909e:	2000      	movs	r0, #0
 80090a0:	60d1      	str	r1, [r2, #12]
 80090a2:	f8c2 a010 	str.w	sl, [r2, #16]
 80090a6:	f8c2 b014 	str.w	fp, [r2, #20]
 80090aa:	6193      	str	r3, [r2, #24]
 80090ac:	b009      	add	sp, #36	; 0x24
 80090ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b2:	bf00      	nop
 80090b4:	20000000 	.word	0x20000000
 80090b8:	00030001 	.word	0x00030001
 80090bc:	00010003 	.word	0x00010003

080090c0 <D24_GENERIC>:
 80090c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c4:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 80090c6:	6993      	ldr	r3, [r2, #24]
 80090c8:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80090ca:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80090ce:	f8d2 9014 	ldr.w	r9, [r2, #20]
 80090d2:	6894      	ldr	r4, [r2, #8]
 80090d4:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 80090d8:	b089      	sub	sp, #36	; 0x24
 80090da:	9307      	str	r3, [sp, #28]
 80090dc:	9503      	str	r5, [sp, #12]
 80090de:	69d3      	ldr	r3, [r2, #28]
 80090e0:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80090e2:	9104      	str	r1, [sp, #16]
 80090e4:	2e00      	cmp	r6, #0
 80090e6:	f000 8096 	beq.w	8009216 <D24_GENERIC+0x156>
 80090ea:	f005 0610 	and.w	r6, r5, #16
 80090ee:	f005 0520 	and.w	r5, r5, #32
 80090f2:	4954      	ldr	r1, [pc, #336]	; (8009244 <D24_GENERIC+0x184>)
 80090f4:	9605      	str	r6, [sp, #20]
 80090f6:	9506      	str	r5, [sp, #24]
 80090f8:	f04f 0e00 	mov.w	lr, #0
 80090fc:	f8cd 9008 	str.w	r9, [sp, #8]
 8009100:	e06a      	b.n	80091d8 <D24_GENERIC+0x118>
 8009102:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8009106:	f810 8007 	ldrb.w	r8, [r0, r7]
 800910a:	f890 c000 	ldrb.w	ip, [r0]
 800910e:	042d      	lsls	r5, r5, #16
 8009110:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009114:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8009118:	44ac      	add	ip, r5
 800911a:	4438      	add	r0, r7
 800911c:	fa5f f68c 	uxtb.w	r6, ip
 8009120:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8009124:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009128:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800912c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009130:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8009134:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8009138:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 800913c:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8009140:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009144:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8009148:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800914c:	4d3e      	ldr	r5, [pc, #248]	; (8009248 <D24_GENERIC+0x188>)
 800914e:	fb26 b705 	smlad	r7, r6, r5, fp
 8009152:	4d3e      	ldr	r5, [pc, #248]	; (800924c <D24_GENERIC+0x18c>)
 8009154:	fb26 4b05 	smlad	fp, r6, r5, r4
 8009158:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800915c:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8009160:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8009164:	2401      	movs	r4, #1
 8009166:	fb26 f604 	smuad	r6, r6, r4
 800916a:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800916e:	9f02      	ldr	r7, [sp, #8]
 8009170:	eb0e 0c04 	add.w	ip, lr, r4
 8009174:	eb08 0406 	add.w	r4, r8, r6
 8009178:	eb05 060a 	add.w	r6, r5, sl
 800917c:	1bf6      	subs	r6, r6, r7
 800917e:	4637      	mov	r7, r6
 8009180:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8009184:	e9cd 7800 	strd	r7, r8, [sp]
 8009188:	9f05      	ldr	r7, [sp, #20]
 800918a:	b177      	cbz	r7, 80091aa <D24_GENERIC+0xea>
 800918c:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8009190:	9502      	str	r5, [sp, #8]
 8009192:	fba6 9a08 	umull	r9, sl, r6, r8
 8009196:	9e01      	ldr	r6, [sp, #4]
 8009198:	fb08 aa06 	mla	sl, r8, r6, sl
 800919c:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 80091a0:	f14a 0700 	adc.w	r7, sl, #0
 80091a4:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 80091a8:	4655      	mov	r5, sl
 80091aa:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80091ac:	9f03      	ldr	r7, [sp, #12]
 80091ae:	03ad      	lsls	r5, r5, #14
 80091b0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80091b4:	f04f 0900 	mov.w	r9, #0
 80091b8:	fb0e fe06 	mul.w	lr, lr, r6
 80091bc:	fbc7 8905 	smlal	r8, r9, r7, r5
 80091c0:	9e04      	ldr	r6, [sp, #16]
 80091c2:	464f      	mov	r7, r9
 80091c4:	10bd      	asrs	r5, r7, #2
 80091c6:	f305 050f 	ssat	r5, #16, r5
 80091ca:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 80091ce:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80091d0:	fa1f fe8c 	uxth.w	lr, ip
 80091d4:	4575      	cmp	r5, lr
 80091d6:	d91c      	bls.n	8009212 <D24_GENERIC+0x152>
 80091d8:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 80091da:	b2ef      	uxtb	r7, r5
 80091dc:	2d01      	cmp	r5, #1
 80091de:	b23e      	sxth	r6, r7
 80091e0:	d18f      	bne.n	8009102 <D24_GENERIC+0x42>
 80091e2:	9d06      	ldr	r5, [sp, #24]
 80091e4:	b15d      	cbz	r5, 80091fe <D24_GENERIC+0x13e>
 80091e6:	f01e 0f01 	tst.w	lr, #1
 80091ea:	d122      	bne.n	8009232 <D24_GENERIC+0x172>
 80091ec:	7805      	ldrb	r5, [r0, #0]
 80091ee:	78c7      	ldrb	r7, [r0, #3]
 80091f0:	7846      	ldrb	r6, [r0, #1]
 80091f2:	022d      	lsls	r5, r5, #8
 80091f4:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 80091f8:	44b4      	add	ip, r6
 80091fa:	3002      	adds	r0, #2
 80091fc:	e78e      	b.n	800911c <D24_GENERIC+0x5c>
 80091fe:	7846      	ldrb	r6, [r0, #1]
 8009200:	f890 c002 	ldrb.w	ip, [r0, #2]
 8009204:	f810 5b03 	ldrb.w	r5, [r0], #3
 8009208:	0236      	lsls	r6, r6, #8
 800920a:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800920e:	44ac      	add	ip, r5
 8009210:	e784      	b.n	800911c <D24_GENERIC+0x5c>
 8009212:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009216:	61d3      	str	r3, [r2, #28]
 8009218:	9b07      	ldr	r3, [sp, #28]
 800921a:	6094      	str	r4, [r2, #8]
 800921c:	2000      	movs	r0, #0
 800921e:	f8c2 b00c 	str.w	fp, [r2, #12]
 8009222:	f8c2 a010 	str.w	sl, [r2, #16]
 8009226:	f8c2 9014 	str.w	r9, [r2, #20]
 800922a:	6193      	str	r3, [r2, #24]
 800922c:	b009      	add	sp, #36	; 0x24
 800922e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009232:	78c5      	ldrb	r5, [r0, #3]
 8009234:	7887      	ldrb	r7, [r0, #2]
 8009236:	f810 6b04 	ldrb.w	r6, [r0], #4
 800923a:	022d      	lsls	r5, r5, #8
 800923c:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8009240:	44b4      	add	ip, r6
 8009242:	e76b      	b.n	800911c <D24_GENERIC+0x5c>
 8009244:	20000000 	.word	0x20000000
 8009248:	00030001 	.word	0x00030001
 800924c:	00060007 	.word	0x00060007

08009250 <D32_GENERIC>:
 8009250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009254:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009256:	6993      	ldr	r3, [r2, #24]
 8009258:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800925a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800925e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8009262:	69d6      	ldr	r6, [r2, #28]
 8009264:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8009268:	b089      	sub	sp, #36	; 0x24
 800926a:	9307      	str	r3, [sp, #28]
 800926c:	9403      	str	r4, [sp, #12]
 800926e:	6893      	ldr	r3, [r2, #8]
 8009270:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8009272:	9104      	str	r1, [sp, #16]
 8009274:	2d00      	cmp	r5, #0
 8009276:	f000 809f 	beq.w	80093b8 <D32_GENERIC+0x168>
 800927a:	f004 0510 	and.w	r5, r4, #16
 800927e:	f004 0420 	and.w	r4, r4, #32
 8009282:	9505      	str	r5, [sp, #20]
 8009284:	4953      	ldr	r1, [pc, #332]	; (80093d4 <D32_GENERIC+0x184>)
 8009286:	9406      	str	r4, [sp, #24]
 8009288:	f04f 0c00 	mov.w	ip, #0
 800928c:	f8cd 9008 	str.w	r9, [sp, #8]
 8009290:	461d      	mov	r5, r3
 8009292:	4617      	mov	r7, r2
 8009294:	e077      	b.n	8009386 <D32_GENERIC+0x136>
 8009296:	f818 3003 	ldrb.w	r3, [r8, r3]
 800929a:	f810 800e 	ldrb.w	r8, [r0, lr]
 800929e:	f810 e002 	ldrb.w	lr, [r0, r2]
 80092a2:	7800      	ldrb	r0, [r0, #0]
 80092a4:	041b      	lsls	r3, r3, #16
 80092a6:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 80092aa:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 80092ae:	4403      	add	r3, r0
 80092b0:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 80092b4:	b2dc      	uxtb	r4, r3
 80092b6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80092ba:	f3c3 4807 	ubfx	r8, r3, #16, #8
 80092be:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 80092c2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80092c6:	0e1b      	lsrs	r3, r3, #24
 80092c8:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 80092cc:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 80092d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80092d4:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80092d8:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 80092dc:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 80092e0:	f3c6 0309 	ubfx	r3, r6, #0, #10
 80092e4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80092e8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80092ec:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80092f0:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 80092f4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80092f8:	4b37      	ldr	r3, [pc, #220]	; (80093d8 <D32_GENERIC+0x188>)
 80092fa:	fb22 b403 	smlad	r4, r2, r3, fp
 80092fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009302:	fb2e 4803 	smlad	r8, lr, r3, r4
 8009306:	4b35      	ldr	r3, [pc, #212]	; (80093dc <D32_GENERIC+0x18c>)
 8009308:	fb22 5503 	smlad	r5, r2, r3, r5
 800930c:	4b34      	ldr	r3, [pc, #208]	; (80093e0 <D32_GENERIC+0x190>)
 800930e:	fb2e 5b03 	smlad	fp, lr, r3, r5
 8009312:	2301      	movs	r3, #1
 8009314:	fb22 f203 	smuad	r2, r2, r3
 8009318:	4b32      	ldr	r3, [pc, #200]	; (80093e4 <D32_GENERIC+0x194>)
 800931a:	fb2e 2503 	smlad	r5, lr, r3, r2
 800931e:	9b02      	ldr	r3, [sp, #8]
 8009320:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8009324:	eb04 080a 	add.w	r8, r4, sl
 8009328:	eba8 0803 	sub.w	r8, r8, r3
 800932c:	4642      	mov	r2, r8
 800932e:	17d3      	asrs	r3, r2, #31
 8009330:	e9cd 2300 	strd	r2, r3, [sp]
 8009334:	9b05      	ldr	r3, [sp, #20]
 8009336:	f10c 0e01 	add.w	lr, ip, #1
 800933a:	b16b      	cbz	r3, 8009358 <D32_GENERIC+0x108>
 800933c:	6a3a      	ldr	r2, [r7, #32]
 800933e:	9b01      	ldr	r3, [sp, #4]
 8009340:	9402      	str	r4, [sp, #8]
 8009342:	fba8 8902 	umull	r8, r9, r8, r2
 8009346:	fb02 9903 	mla	r9, r2, r3, r9
 800934a:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800934e:	f149 0900 	adc.w	r9, r9, #0
 8009352:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8009356:	4654      	mov	r4, sl
 8009358:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800935a:	9a04      	ldr	r2, [sp, #16]
 800935c:	fb0c fc03 	mul.w	ip, ip, r3
 8009360:	9b03      	ldr	r3, [sp, #12]
 8009362:	0364      	lsls	r4, r4, #13
 8009364:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009368:	f04f 0900 	mov.w	r9, #0
 800936c:	fbc3 8904 	smlal	r8, r9, r3, r4
 8009370:	464b      	mov	r3, r9
 8009372:	109b      	asrs	r3, r3, #2
 8009374:	f303 030f 	ssat	r3, #16, r3
 8009378:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800937c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800937e:	fa1f fc8e 	uxth.w	ip, lr
 8009382:	4563      	cmp	r3, ip
 8009384:	d914      	bls.n	80093b0 <D32_GENERIC+0x160>
 8009386:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8009388:	b2e2      	uxtb	r2, r4
 800938a:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800938e:	eb00 080e 	add.w	r8, r0, lr
 8009392:	4253      	negs	r3, r2
 8009394:	2c01      	cmp	r4, #1
 8009396:	eb08 0403 	add.w	r4, r8, r3
 800939a:	f47f af7c 	bne.w	8009296 <D32_GENERIC+0x46>
 800939e:	1d02      	adds	r2, r0, #4
 80093a0:	6803      	ldr	r3, [r0, #0]
 80093a2:	9806      	ldr	r0, [sp, #24]
 80093a4:	b110      	cbz	r0, 80093ac <D32_GENERIC+0x15c>
 80093a6:	ba5b      	rev16	r3, r3
 80093a8:	4610      	mov	r0, r2
 80093aa:	e783      	b.n	80092b4 <D32_GENERIC+0x64>
 80093ac:	4610      	mov	r0, r2
 80093ae:	e781      	b.n	80092b4 <D32_GENERIC+0x64>
 80093b0:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80093b4:	462b      	mov	r3, r5
 80093b6:	463a      	mov	r2, r7
 80093b8:	6093      	str	r3, [r2, #8]
 80093ba:	9b07      	ldr	r3, [sp, #28]
 80093bc:	f8c2 b00c 	str.w	fp, [r2, #12]
 80093c0:	2000      	movs	r0, #0
 80093c2:	61d6      	str	r6, [r2, #28]
 80093c4:	f8c2 a010 	str.w	sl, [r2, #16]
 80093c8:	f8c2 9014 	str.w	r9, [r2, #20]
 80093cc:	6193      	str	r3, [r2, #24]
 80093ce:	b009      	add	sp, #36	; 0x24
 80093d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d4:	20000000 	.word	0x20000000
 80093d8:	00060003 	.word	0x00060003
 80093dc:	000a000c 	.word	0x000a000c
 80093e0:	000c000a 	.word	0x000c000a
 80093e4:	00030006 	.word	0x00030006

080093e8 <D48_GENERIC>:
 80093e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ec:	b089      	sub	sp, #36	; 0x24
 80093ee:	6953      	ldr	r3, [r2, #20]
 80093f0:	68d4      	ldr	r4, [r2, #12]
 80093f2:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80093f4:	9302      	str	r3, [sp, #8]
 80093f6:	9400      	str	r4, [sp, #0]
 80093f8:	6993      	ldr	r3, [r2, #24]
 80093fa:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80093fc:	9307      	str	r3, [sp, #28]
 80093fe:	9403      	str	r4, [sp, #12]
 8009400:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009404:	69d6      	ldr	r6, [r2, #28]
 8009406:	6893      	ldr	r3, [r2, #8]
 8009408:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800940a:	9104      	str	r1, [sp, #16]
 800940c:	2d00      	cmp	r5, #0
 800940e:	f000 80c5 	beq.w	800959c <D48_GENERIC+0x1b4>
 8009412:	f004 0510 	and.w	r5, r4, #16
 8009416:	f004 0420 	and.w	r4, r4, #32
 800941a:	4967      	ldr	r1, [pc, #412]	; (80095b8 <D48_GENERIC+0x1d0>)
 800941c:	9505      	str	r5, [sp, #20]
 800941e:	9406      	str	r4, [sp, #24]
 8009420:	f04f 0c00 	mov.w	ip, #0
 8009424:	4657      	mov	r7, sl
 8009426:	9301      	str	r3, [sp, #4]
 8009428:	e09c      	b.n	8009564 <D48_GENERIC+0x17c>
 800942a:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800942e:	f810 b009 	ldrb.w	fp, [r0, r9]
 8009432:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8009436:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800943a:	7800      	ldrb	r0, [r0, #0]
 800943c:	0424      	lsls	r4, r4, #16
 800943e:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8009442:	f818 4005 	ldrb.w	r4, [r8, r5]
 8009446:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800944a:	44a8      	add	r8, r5
 800944c:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8009450:	eb0b 0500 	add.w	r5, fp, r0
 8009454:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8009458:	fa5f f885 	uxtb.w	r8, r5
 800945c:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8009460:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8009464:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8009468:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800946c:	0e2d      	lsrs	r5, r5, #24
 800946e:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8009472:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8009476:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800947a:	b2e6      	uxtb	r6, r4
 800947c:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8009480:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009484:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8009488:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800948c:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8009490:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8009494:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009498:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800949c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80094a0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80094a4:	f3c6 0909 	ubfx	r9, r6, #0, #10
 80094a8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80094ac:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80094b0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80094b4:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 80094b8:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 80094bc:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 80094c0:	4c3e      	ldr	r4, [pc, #248]	; (80095bc <D48_GENERIC+0x1d4>)
 80094c2:	9d00      	ldr	r5, [sp, #0]
 80094c4:	fb2a 5404 	smlad	r4, sl, r4, r5
 80094c8:	4d3d      	ldr	r5, [pc, #244]	; (80095c0 <D48_GENERIC+0x1d8>)
 80094ca:	fb28 4405 	smlad	r4, r8, r5, r4
 80094ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80094d2:	fb2e 4b03 	smlad	fp, lr, r3, r4
 80094d6:	4c3b      	ldr	r4, [pc, #236]	; (80095c4 <D48_GENERIC+0x1dc>)
 80094d8:	9b01      	ldr	r3, [sp, #4]
 80094da:	fb2a 3304 	smlad	r3, sl, r4, r3
 80094de:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 80094e2:	fb28 3304 	smlad	r3, r8, r4, r3
 80094e6:	4c38      	ldr	r4, [pc, #224]	; (80095c8 <D48_GENERIC+0x1e0>)
 80094e8:	fb2e 3304 	smlad	r3, lr, r4, r3
 80094ec:	2501      	movs	r5, #1
 80094ee:	9300      	str	r3, [sp, #0]
 80094f0:	fb2a fa05 	smuad	sl, sl, r5
 80094f4:	4b35      	ldr	r3, [pc, #212]	; (80095cc <D48_GENERIC+0x1e4>)
 80094f6:	fb28 a803 	smlad	r8, r8, r3, sl
 80094fa:	4b35      	ldr	r3, [pc, #212]	; (80095d0 <D48_GENERIC+0x1e8>)
 80094fc:	fb2e 8303 	smlad	r3, lr, r3, r8
 8009500:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 8009504:	9301      	str	r3, [sp, #4]
 8009506:	9b02      	ldr	r3, [sp, #8]
 8009508:	eb04 0807 	add.w	r8, r4, r7
 800950c:	eba8 0803 	sub.w	r8, r8, r3
 8009510:	9b05      	ldr	r3, [sp, #20]
 8009512:	4465      	add	r5, ip
 8009514:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8009518:	b163      	cbz	r3, 8009534 <D48_GENERIC+0x14c>
 800951a:	6a17      	ldr	r7, [r2, #32]
 800951c:	9402      	str	r4, [sp, #8]
 800951e:	fba8 8907 	umull	r8, r9, r8, r7
 8009522:	fb07 990b 	mla	r9, r7, fp, r9
 8009526:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800952a:	f149 0900 	adc.w	r9, r9, #0
 800952e:	ea4f 0749 	mov.w	r7, r9, lsl #1
 8009532:	463c      	mov	r4, r7
 8009534:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8009538:	9b03      	ldr	r3, [sp, #12]
 800953a:	02e4      	lsls	r4, r4, #11
 800953c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009540:	f04f 0900 	mov.w	r9, #0
 8009544:	fb0c fc0e 	mul.w	ip, ip, lr
 8009548:	fbc3 8904 	smlal	r8, r9, r3, r4
 800954c:	9b04      	ldr	r3, [sp, #16]
 800954e:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8009552:	f304 040f 	ssat	r4, #16, r4
 8009556:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800955a:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800955c:	fa1f fc85 	uxth.w	ip, r5
 8009560:	4564      	cmp	r4, ip
 8009562:	d919      	bls.n	8009598 <D48_GENERIC+0x1b0>
 8009564:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8009566:	fa5f fe84 	uxtb.w	lr, r4
 800956a:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800956e:	f1ce 0500 	rsb	r5, lr, #0
 8009572:	eb00 0b09 	add.w	fp, r0, r9
 8009576:	eb0b 0a05 	add.w	sl, fp, r5
 800957a:	2c01      	cmp	r4, #1
 800957c:	eb0a 0809 	add.w	r8, sl, r9
 8009580:	f47f af53 	bne.w	800942a <D48_GENERIC+0x42>
 8009584:	9b06      	ldr	r3, [sp, #24]
 8009586:	6805      	ldr	r5, [r0, #0]
 8009588:	6844      	ldr	r4, [r0, #4]
 800958a:	3006      	adds	r0, #6
 800958c:	2b00      	cmp	r3, #0
 800958e:	f43f af63 	beq.w	8009458 <D48_GENERIC+0x70>
 8009592:	ba6d      	rev16	r5, r5
 8009594:	ba64      	rev16	r4, r4
 8009596:	e75f      	b.n	8009458 <D48_GENERIC+0x70>
 8009598:	9b01      	ldr	r3, [sp, #4]
 800959a:	46ba      	mov	sl, r7
 800959c:	6093      	str	r3, [r2, #8]
 800959e:	9b00      	ldr	r3, [sp, #0]
 80095a0:	60d3      	str	r3, [r2, #12]
 80095a2:	9b02      	ldr	r3, [sp, #8]
 80095a4:	6153      	str	r3, [r2, #20]
 80095a6:	9b07      	ldr	r3, [sp, #28]
 80095a8:	61d6      	str	r6, [r2, #28]
 80095aa:	2000      	movs	r0, #0
 80095ac:	f8c2 a010 	str.w	sl, [r2, #16]
 80095b0:	6193      	str	r3, [r2, #24]
 80095b2:	b009      	add	sp, #36	; 0x24
 80095b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b8:	20000000 	.word	0x20000000
 80095bc:	000f000a 	.word	0x000f000a
 80095c0:	00060003 	.word	0x00060003
 80095c4:	00150019 	.word	0x00150019
 80095c8:	00190015 	.word	0x00190015
 80095cc:	00030006 	.word	0x00030006
 80095d0:	000a000f 	.word	0x000a000f

080095d4 <D64_GENERIC>:
 80095d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095d8:	b089      	sub	sp, #36	; 0x24
 80095da:	6913      	ldr	r3, [r2, #16]
 80095dc:	6895      	ldr	r5, [r2, #8]
 80095de:	9303      	str	r3, [sp, #12]
 80095e0:	9501      	str	r5, [sp, #4]
 80095e2:	6953      	ldr	r3, [r2, #20]
 80095e4:	68d5      	ldr	r5, [r2, #12]
 80095e6:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80095e8:	9304      	str	r3, [sp, #16]
 80095ea:	9500      	str	r5, [sp, #0]
 80095ec:	6993      	ldr	r3, [r2, #24]
 80095ee:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80095f0:	9307      	str	r3, [sp, #28]
 80095f2:	9505      	str	r5, [sp, #20]
 80095f4:	69d3      	ldr	r3, [r2, #28]
 80095f6:	9106      	str	r1, [sp, #24]
 80095f8:	2c00      	cmp	r4, #0
 80095fa:	f000 80d9 	beq.w	80097b0 <D64_GENERIC+0x1dc>
 80095fe:	6a11      	ldr	r1, [r2, #32]
 8009600:	9102      	str	r1, [sp, #8]
 8009602:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 80097f0 <D64_GENERIC+0x21c>
 8009606:	f04f 0c00 	mov.w	ip, #0
 800960a:	4681      	mov	r9, r0
 800960c:	e0c1      	b.n	8009792 <D64_GENERIC+0x1be>
 800960e:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8009612:	4274      	negs	r4, r6
 8009614:	eb09 0708 	add.w	r7, r9, r8
 8009618:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800961c:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8009620:	5d38      	ldrb	r0, [r7, r4]
 8009622:	5d29      	ldrb	r1, [r5, r4]
 8009624:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8009628:	f819 a008 	ldrb.w	sl, [r9, r8]
 800962c:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8009630:	f899 7000 	ldrb.w	r7, [r9]
 8009634:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8009638:	4425      	add	r5, r4
 800963a:	0409      	lsls	r1, r1, #16
 800963c:	0400      	lsls	r0, r0, #16
 800963e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8009642:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8009646:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800964a:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800964e:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8009652:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8009656:	4459      	add	r1, fp
 8009658:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800965c:	4438      	add	r0, r7
 800965e:	b2c5      	uxtb	r5, r0
 8009660:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8009664:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8009668:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800966c:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8009670:	0e00      	lsrs	r0, r0, #24
 8009672:	eb03 0806 	add.w	r8, r3, r6
 8009676:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800967a:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800967e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009682:	b2c8      	uxtb	r0, r1
 8009684:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8009688:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800968c:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8009690:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8009694:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8009698:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800969c:	0e09      	lsrs	r1, r1, #24
 800969e:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 80096a2:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 80096a6:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 80096aa:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 80096ae:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 80096b2:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 80096b6:	f3ca 0309 	ubfx	r3, sl, #0, #10
 80096ba:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80096be:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80096c2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80096c6:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 80096ca:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80096ce:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80096d2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80096d6:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80096da:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 80096de:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80096e2:	0a8b      	lsrs	r3, r1, #10
 80096e4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80096e8:	4939      	ldr	r1, [pc, #228]	; (80097d0 <D64_GENERIC+0x1fc>)
 80096ea:	9c00      	ldr	r4, [sp, #0]
 80096ec:	fb28 4101 	smlad	r1, r8, r1, r4
 80096f0:	4c38      	ldr	r4, [pc, #224]	; (80097d4 <D64_GENERIC+0x200>)
 80096f2:	fb27 1104 	smlad	r1, r7, r4, r1
 80096f6:	4c38      	ldr	r4, [pc, #224]	; (80097d8 <D64_GENERIC+0x204>)
 80096f8:	fb20 1104 	smlad	r1, r0, r4, r1
 80096fc:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 8009700:	fb2a 1106 	smlad	r1, sl, r6, r1
 8009704:	4c35      	ldr	r4, [pc, #212]	; (80097dc <D64_GENERIC+0x208>)
 8009706:	9d01      	ldr	r5, [sp, #4]
 8009708:	fb28 5404 	smlad	r4, r8, r4, r5
 800970c:	4d33      	ldr	r5, [pc, #204]	; (80097dc <D64_GENERIC+0x208>)
 800970e:	fb2a 4415 	smladx	r4, sl, r5, r4
 8009712:	4d33      	ldr	r5, [pc, #204]	; (80097e0 <D64_GENERIC+0x20c>)
 8009714:	fb27 4405 	smlad	r4, r7, r5, r4
 8009718:	fb20 4415 	smladx	r4, r0, r5, r4
 800971c:	2501      	movs	r5, #1
 800971e:	9400      	str	r4, [sp, #0]
 8009720:	fb28 f805 	smuad	r8, r8, r5
 8009724:	4c2f      	ldr	r4, [pc, #188]	; (80097e4 <D64_GENERIC+0x210>)
 8009726:	fb27 8704 	smlad	r7, r7, r4, r8
 800972a:	4c2f      	ldr	r4, [pc, #188]	; (80097e8 <D64_GENERIC+0x214>)
 800972c:	fb20 7004 	smlad	r0, r0, r4, r7
 8009730:	4c2e      	ldr	r4, [pc, #184]	; (80097ec <D64_GENERIC+0x218>)
 8009732:	fb2a 0004 	smlad	r0, sl, r4, r0
 8009736:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800973a:	9902      	ldr	r1, [sp, #8]
 800973c:	9001      	str	r0, [sp, #4]
 800973e:	b189      	cbz	r1, 8009764 <D64_GENERIC+0x190>
 8009740:	9803      	ldr	r0, [sp, #12]
 8009742:	9c04      	ldr	r4, [sp, #16]
 8009744:	9604      	str	r6, [sp, #16]
 8009746:	4430      	add	r0, r6
 8009748:	1b00      	subs	r0, r0, r4
 800974a:	17c5      	asrs	r5, r0, #31
 800974c:	460f      	mov	r7, r1
 800974e:	fba0 0101 	umull	r0, r1, r0, r1
 8009752:	fb07 1105 	mla	r1, r7, r5, r1
 8009756:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800975a:	f141 0100 	adc.w	r1, r1, #0
 800975e:	0049      	lsls	r1, r1, #1
 8009760:	9103      	str	r1, [sp, #12]
 8009762:	460e      	mov	r6, r1
 8009764:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8009766:	9905      	ldr	r1, [sp, #20]
 8009768:	9806      	ldr	r0, [sp, #24]
 800976a:	02b6      	lsls	r6, r6, #10
 800976c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8009770:	f04f 0800 	mov.w	r8, #0
 8009774:	fb0c f404 	mul.w	r4, ip, r4
 8009778:	fbc1 7806 	smlal	r7, r8, r1, r6
 800977c:	4641      	mov	r1, r8
 800977e:	1089      	asrs	r1, r1, #2
 8009780:	f301 010f 	ssat	r1, #16, r1
 8009784:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8009788:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800978a:	f10c 0c01 	add.w	ip, ip, #1
 800978e:	4561      	cmp	r1, ip
 8009790:	dd0e      	ble.n	80097b0 <D64_GENERIC+0x1dc>
 8009792:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8009794:	2e01      	cmp	r6, #1
 8009796:	f47f af3a 	bne.w	800960e <D64_GENERIC+0x3a>
 800979a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800979c:	06b4      	lsls	r4, r6, #26
 800979e:	e899 0003 	ldmia.w	r9, {r0, r1}
 80097a2:	f109 0908 	add.w	r9, r9, #8
 80097a6:	f57f af5a 	bpl.w	800965e <D64_GENERIC+0x8a>
 80097aa:	ba40      	rev16	r0, r0
 80097ac:	ba49      	rev16	r1, r1
 80097ae:	e756      	b.n	800965e <D64_GENERIC+0x8a>
 80097b0:	61d3      	str	r3, [r2, #28]
 80097b2:	9b03      	ldr	r3, [sp, #12]
 80097b4:	9901      	ldr	r1, [sp, #4]
 80097b6:	6113      	str	r3, [r2, #16]
 80097b8:	9b04      	ldr	r3, [sp, #16]
 80097ba:	6091      	str	r1, [r2, #8]
 80097bc:	6153      	str	r3, [r2, #20]
 80097be:	9900      	ldr	r1, [sp, #0]
 80097c0:	9b07      	ldr	r3, [sp, #28]
 80097c2:	60d1      	str	r1, [r2, #12]
 80097c4:	2000      	movs	r0, #0
 80097c6:	6193      	str	r3, [r2, #24]
 80097c8:	b009      	add	sp, #36	; 0x24
 80097ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ce:	bf00      	nop
 80097d0:	001c0015 	.word	0x001c0015
 80097d4:	000f000a 	.word	0x000f000a
 80097d8:	00060003 	.word	0x00060003
 80097dc:	0024002a 	.word	0x0024002a
 80097e0:	002e0030 	.word	0x002e0030
 80097e4:	00030006 	.word	0x00030006
 80097e8:	000a000f 	.word	0x000a000f
 80097ec:	0015001c 	.word	0x0015001c
 80097f0:	20000000 	.word	0x20000000

080097f4 <D80_GENERIC>:
 80097f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f8:	b08b      	sub	sp, #44	; 0x2c
 80097fa:	6914      	ldr	r4, [r2, #16]
 80097fc:	9404      	str	r4, [sp, #16]
 80097fe:	6954      	ldr	r4, [r2, #20]
 8009800:	9405      	str	r4, [sp, #20]
 8009802:	6994      	ldr	r4, [r2, #24]
 8009804:	9409      	str	r4, [sp, #36]	; 0x24
 8009806:	6894      	ldr	r4, [r2, #8]
 8009808:	9402      	str	r4, [sp, #8]
 800980a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800980c:	68d4      	ldr	r4, [r2, #12]
 800980e:	9401      	str	r4, [sp, #4]
 8009810:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009812:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8009816:	9406      	str	r4, [sp, #24]
 8009818:	9107      	str	r1, [sp, #28]
 800981a:	2b00      	cmp	r3, #0
 800981c:	f000 810f 	beq.w	8009a3e <D80_GENERIC+0x24a>
 8009820:	6a13      	ldr	r3, [r2, #32]
 8009822:	9308      	str	r3, [sp, #32]
 8009824:	2300      	movs	r3, #0
 8009826:	9200      	str	r2, [sp, #0]
 8009828:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8009a90 <D80_GENERIC+0x29c>
 800982c:	f8cd b00c 	str.w	fp, [sp, #12]
 8009830:	461a      	mov	r2, r3
 8009832:	e0ed      	b.n	8009a10 <D80_GENERIC+0x21c>
 8009834:	fa5f fc8c 	uxtb.w	ip, ip
 8009838:	fa0f f48c 	sxth.w	r4, ip
 800983c:	0066      	lsls	r6, r4, #1
 800983e:	eb06 0804 	add.w	r8, r6, r4
 8009842:	f1cc 0500 	rsb	r5, ip, #0
 8009846:	eb00 0108 	add.w	r1, r0, r8
 800984a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800984e:	194b      	adds	r3, r1, r5
 8009850:	5d49      	ldrb	r1, [r1, r5]
 8009852:	f810 a008 	ldrb.w	sl, [r0, r8]
 8009856:	f813 b004 	ldrb.w	fp, [r3, r4]
 800985a:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800985e:	f890 8000 	ldrb.w	r8, [r0]
 8009862:	eb03 0e04 	add.w	lr, r3, r4
 8009866:	eb0e 0705 	add.w	r7, lr, r5
 800986a:	0409      	lsls	r1, r1, #16
 800986c:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8009870:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8009874:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8009878:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800987c:	eb0a 0004 	add.w	r0, sl, r4
 8009880:	041b      	lsls	r3, r3, #16
 8009882:	f81a a004 	ldrb.w	sl, [sl, r4]
 8009886:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800988a:	5d44      	ldrb	r4, [r0, r5]
 800988c:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8009890:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8009894:	4428      	add	r0, r5
 8009896:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800989a:	4441      	add	r1, r8
 800989c:	4430      	add	r0, r6
 800989e:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 80098a2:	441f      	add	r7, r3
 80098a4:	b2cd      	uxtb	r5, r1
 80098a6:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80098aa:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 80098ae:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 80098b2:	9b03      	ldr	r3, [sp, #12]
 80098b4:	f3c1 4507 	ubfx	r5, r1, #16, #8
 80098b8:	0e09      	lsrs	r1, r1, #24
 80098ba:	4433      	add	r3, r6
 80098bc:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 80098c0:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 80098c4:	b2fd      	uxtb	r5, r7
 80098c6:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 80098ca:	469b      	mov	fp, r3
 80098cc:	f3c7 2307 	ubfx	r3, r7, #8, #8
 80098d0:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80098d4:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 80098d8:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 80098dc:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 80098e0:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 80098e4:	0e3b      	lsrs	r3, r7, #24
 80098e6:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 80098ea:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 80098ee:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80098f2:	fa5f fe84 	uxtb.w	lr, r4
 80098f6:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 80098fa:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80098fe:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8009902:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 8009906:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800990a:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800990e:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 8009912:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8009916:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800991a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800991e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009922:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009926:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800992a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800992e:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 8009932:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8009936:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800993a:	0aa3      	lsrs	r3, r4, #10
 800993c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009940:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009944:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009948:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800994c:	9303      	str	r3, [sp, #12]
 800994e:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 8009952:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8009956:	4b42      	ldr	r3, [pc, #264]	; (8009a60 <D80_GENERIC+0x26c>)
 8009958:	9901      	ldr	r1, [sp, #4]
 800995a:	fb2b 1303 	smlad	r3, fp, r3, r1
 800995e:	4941      	ldr	r1, [pc, #260]	; (8009a64 <D80_GENERIC+0x270>)
 8009960:	fb28 3301 	smlad	r3, r8, r1, r3
 8009964:	4940      	ldr	r1, [pc, #256]	; (8009a68 <D80_GENERIC+0x274>)
 8009966:	fb2c 3301 	smlad	r3, ip, r1, r3
 800996a:	4940      	ldr	r1, [pc, #256]	; (8009a6c <D80_GENERIC+0x278>)
 800996c:	fb27 3301 	smlad	r3, r7, r1, r3
 8009970:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8009974:	fb2e 3301 	smlad	r3, lr, r1, r3
 8009978:	493d      	ldr	r1, [pc, #244]	; (8009a70 <D80_GENERIC+0x27c>)
 800997a:	9c02      	ldr	r4, [sp, #8]
 800997c:	fb2b 4401 	smlad	r4, fp, r1, r4
 8009980:	493c      	ldr	r1, [pc, #240]	; (8009a74 <D80_GENERIC+0x280>)
 8009982:	fb28 4401 	smlad	r4, r8, r1, r4
 8009986:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800998a:	fb2c 4101 	smlad	r1, ip, r1, r4
 800998e:	4c3a      	ldr	r4, [pc, #232]	; (8009a78 <D80_GENERIC+0x284>)
 8009990:	fb27 1104 	smlad	r1, r7, r4, r1
 8009994:	4c39      	ldr	r4, [pc, #228]	; (8009a7c <D80_GENERIC+0x288>)
 8009996:	fb2e 1104 	smlad	r1, lr, r4, r1
 800999a:	9101      	str	r1, [sp, #4]
 800999c:	2101      	movs	r1, #1
 800999e:	fb2b fb01 	smuad	fp, fp, r1
 80099a2:	4937      	ldr	r1, [pc, #220]	; (8009a80 <D80_GENERIC+0x28c>)
 80099a4:	fb28 b801 	smlad	r8, r8, r1, fp
 80099a8:	4d36      	ldr	r5, [pc, #216]	; (8009a84 <D80_GENERIC+0x290>)
 80099aa:	fb2c 8c05 	smlad	ip, ip, r5, r8
 80099ae:	4d36      	ldr	r5, [pc, #216]	; (8009a88 <D80_GENERIC+0x294>)
 80099b0:	fb27 c705 	smlad	r7, r7, r5, ip
 80099b4:	4d35      	ldr	r5, [pc, #212]	; (8009a8c <D80_GENERIC+0x298>)
 80099b6:	fb2e 7105 	smlad	r1, lr, r5, r7
 80099ba:	9102      	str	r1, [sp, #8]
 80099bc:	9908      	ldr	r1, [sp, #32]
 80099be:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 80099c2:	b181      	cbz	r1, 80099e6 <D80_GENERIC+0x1f2>
 80099c4:	9c04      	ldr	r4, [sp, #16]
 80099c6:	9d05      	ldr	r5, [sp, #20]
 80099c8:	9305      	str	r3, [sp, #20]
 80099ca:	441c      	add	r4, r3
 80099cc:	1b64      	subs	r4, r4, r5
 80099ce:	17e7      	asrs	r7, r4, #31
 80099d0:	fba4 4501 	umull	r4, r5, r4, r1
 80099d4:	fb01 5507 	mla	r5, r1, r7, r5
 80099d8:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80099dc:	f145 0500 	adc.w	r5, r5, #0
 80099e0:	0069      	lsls	r1, r5, #1
 80099e2:	9104      	str	r1, [sp, #16]
 80099e4:	460b      	mov	r3, r1
 80099e6:	9e00      	ldr	r6, [sp, #0]
 80099e8:	9f06      	ldr	r7, [sp, #24]
 80099ea:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 80099ec:	025b      	lsls	r3, r3, #9
 80099ee:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80099f2:	2500      	movs	r5, #0
 80099f4:	fb02 f101 	mul.w	r1, r2, r1
 80099f8:	fbc7 4503 	smlal	r4, r5, r7, r3
 80099fc:	9c07      	ldr	r4, [sp, #28]
 80099fe:	10ab      	asrs	r3, r5, #2
 8009a00:	f303 030f 	ssat	r3, #16, r3
 8009a04:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8009a08:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8009a0a:	3201      	adds	r2, #1
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	dd13      	ble.n	8009a38 <D80_GENERIC+0x244>
 8009a10:	9b00      	ldr	r3, [sp, #0]
 8009a12:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 8009a16:	f1bc 0f01 	cmp.w	ip, #1
 8009a1a:	f47f af0b 	bne.w	8009834 <D80_GENERIC+0x40>
 8009a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a20:	6884      	ldr	r4, [r0, #8]
 8009a22:	069b      	lsls	r3, r3, #26
 8009a24:	e890 0082 	ldmia.w	r0, {r1, r7}
 8009a28:	f100 000a 	add.w	r0, r0, #10
 8009a2c:	f57f af3a 	bpl.w	80098a4 <D80_GENERIC+0xb0>
 8009a30:	ba49      	rev16	r1, r1
 8009a32:	ba7f      	rev16	r7, r7
 8009a34:	ba64      	rev16	r4, r4
 8009a36:	e735      	b.n	80098a4 <D80_GENERIC+0xb0>
 8009a38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009a3c:	4632      	mov	r2, r6
 8009a3e:	9b02      	ldr	r3, [sp, #8]
 8009a40:	6093      	str	r3, [r2, #8]
 8009a42:	9b01      	ldr	r3, [sp, #4]
 8009a44:	60d3      	str	r3, [r2, #12]
 8009a46:	9b04      	ldr	r3, [sp, #16]
 8009a48:	6113      	str	r3, [r2, #16]
 8009a4a:	9b05      	ldr	r3, [sp, #20]
 8009a4c:	6153      	str	r3, [r2, #20]
 8009a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a50:	f8c2 b01c 	str.w	fp, [r2, #28]
 8009a54:	2000      	movs	r0, #0
 8009a56:	6193      	str	r3, [r2, #24]
 8009a58:	b00b      	add	sp, #44	; 0x2c
 8009a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a5e:	bf00      	nop
 8009a60:	002d0024 	.word	0x002d0024
 8009a64:	001c0015 	.word	0x001c0015
 8009a68:	000f000a 	.word	0x000f000a
 8009a6c:	00060003 	.word	0x00060003
 8009a70:	0037003f 	.word	0x0037003f
 8009a74:	00450049 	.word	0x00450049
 8009a78:	00490045 	.word	0x00490045
 8009a7c:	003f0037 	.word	0x003f0037
 8009a80:	00030006 	.word	0x00030006
 8009a84:	000a000f 	.word	0x000a000f
 8009a88:	0015001c 	.word	0x0015001c
 8009a8c:	0024002d 	.word	0x0024002d
 8009a90:	20000000 	.word	0x20000000

08009a94 <D128_GENERIC>:
 8009a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a98:	b093      	sub	sp, #76	; 0x4c
 8009a9a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009a9c:	9005      	str	r0, [sp, #20]
 8009a9e:	4610      	mov	r0, r2
 8009aa0:	9201      	str	r2, [sp, #4]
 8009aa2:	6912      	ldr	r2, [r2, #16]
 8009aa4:	920c      	str	r2, [sp, #48]	; 0x30
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	6940      	ldr	r0, [r0, #20]
 8009aaa:	900d      	str	r0, [sp, #52]	; 0x34
 8009aac:	4610      	mov	r0, r2
 8009aae:	4614      	mov	r4, r2
 8009ab0:	6992      	ldr	r2, [r2, #24]
 8009ab2:	9211      	str	r2, [sp, #68]	; 0x44
 8009ab4:	69c2      	ldr	r2, [r0, #28]
 8009ab6:	9202      	str	r2, [sp, #8]
 8009ab8:	68e2      	ldr	r2, [r4, #12]
 8009aba:	6880      	ldr	r0, [r0, #8]
 8009abc:	9203      	str	r2, [sp, #12]
 8009abe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009ac0:	9004      	str	r0, [sp, #16]
 8009ac2:	920e      	str	r2, [sp, #56]	; 0x38
 8009ac4:	910f      	str	r1, [sp, #60]	; 0x3c
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	f000 819b 	beq.w	8009e02 <D128_GENERIC+0x36e>
 8009acc:	6a23      	ldr	r3, [r4, #32]
 8009ace:	9310      	str	r3, [sp, #64]	; 0x40
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8009e7c <D128_GENERIC+0x3e8>
 8009ad6:	9306      	str	r3, [sp, #24]
 8009ad8:	e17a      	b.n	8009dd0 <D128_GENERIC+0x33c>
 8009ada:	b2d2      	uxtb	r2, r2
 8009adc:	9d05      	ldr	r5, [sp, #20]
 8009ade:	b214      	sxth	r4, r2
 8009ae0:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8009ae4:	4250      	negs	r0, r2
 8009ae6:	eb05 010a 	add.w	r1, r5, sl
 8009aea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009aee:	eb01 0800 	add.w	r8, r1, r0
 8009af2:	eb0b 0c04 	add.w	ip, fp, r4
 8009af6:	eb08 070c 	add.w	r7, r8, ip
 8009afa:	183b      	adds	r3, r7, r0
 8009afc:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8009b00:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 8009b04:	eb0e 0604 	add.w	r6, lr, r4
 8009b08:	9307      	str	r3, [sp, #28]
 8009b0a:	1833      	adds	r3, r6, r0
 8009b0c:	9305      	str	r3, [sp, #20]
 8009b0e:	462b      	mov	r3, r5
 8009b10:	f815 a00a 	ldrb.w	sl, [r5, sl]
 8009b14:	f8cd a020 	str.w	sl, [sp, #32]
 8009b18:	f818 a00c 	ldrb.w	sl, [r8, ip]
 8009b1c:	f813 c002 	ldrb.w	ip, [r3, r2]
 8009b20:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8009b24:	5c3a      	ldrb	r2, [r7, r0]
 8009b26:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8009b2a:	781f      	ldrb	r7, [r3, #0]
 8009b2c:	9b07      	ldr	r3, [sp, #28]
 8009b2e:	9d05      	ldr	r5, [sp, #20]
 8009b30:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8009b34:	5c09      	ldrb	r1, [r1, r0]
 8009b36:	9709      	str	r7, [sp, #36]	; 0x24
 8009b38:	9307      	str	r3, [sp, #28]
 8009b3a:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8009b3e:	5c33      	ldrb	r3, [r6, r0]
 8009b40:	0412      	lsls	r2, r2, #16
 8009b42:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8009b46:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8009b4a:	9d08      	ldr	r5, [sp, #32]
 8009b4c:	eb06 0a04 	add.w	sl, r6, r4
 8009b50:	0409      	lsls	r1, r1, #16
 8009b52:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8009b56:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8009b5a:	5d36      	ldrb	r6, [r6, r4]
 8009b5c:	9c05      	ldr	r4, [sp, #20]
 8009b5e:	042d      	lsls	r5, r5, #16
 8009b60:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8009b64:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8009b68:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8009b6c:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8009b70:	eb0a 0c00 	add.w	ip, sl, r0
 8009b74:	041b      	lsls	r3, r3, #16
 8009b76:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8009b7a:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8009b7e:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 8009b82:	9d07      	ldr	r5, [sp, #28]
 8009b84:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8009b88:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8009b8c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009b8e:	4458      	add	r0, fp
 8009b90:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8009b94:	9005      	str	r0, [sp, #20]
 8009b96:	4439      	add	r1, r7
 8009b98:	442a      	add	r2, r5
 8009b9a:	44b2      	add	sl, r6
 8009b9c:	1918      	adds	r0, r3, r4
 8009b9e:	b2cb      	uxtb	r3, r1
 8009ba0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009ba4:	9e02      	ldr	r6, [sp, #8]
 8009ba6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009baa:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8009bae:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8009bb2:	441e      	add	r6, r3
 8009bb4:	0e09      	lsrs	r1, r1, #24
 8009bb6:	4633      	mov	r3, r6
 8009bb8:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009bbc:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8009bc0:	b2d4      	uxtb	r4, r2
 8009bc2:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009bc6:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009bca:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8009bce:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009bd2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009bd6:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009bda:	0e12      	lsrs	r2, r2, #24
 8009bdc:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8009be0:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8009be4:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009be8:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8009bec:	9702      	str	r7, [sp, #8]
 8009bee:	b2c2      	uxtb	r2, r0
 8009bf0:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8009bf4:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 8009bf8:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8009bfc:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8009c00:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8009c04:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009c08:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8009c0c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8009c10:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8009c14:	0e00      	lsrs	r0, r0, #24
 8009c16:	fa5f f68a 	uxtb.w	r6, sl
 8009c1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c20:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8009c24:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8009c28:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8009c2c:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8009c30:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009c34:	950a      	str	r5, [sp, #40]	; 0x28
 8009c36:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8009c3a:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8009c3e:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8009c42:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009c46:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8009c4a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009c4e:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c50:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8009c54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c56:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009c5a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009c5e:	9307      	str	r3, [sp, #28]
 8009c60:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009c64:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009c68:	9b02      	ldr	r3, [sp, #8]
 8009c6a:	f8cd c008 	str.w	ip, [sp, #8]
 8009c6e:	4694      	mov	ip, r2
 8009c70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c72:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8009c76:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8009c7a:	9a02      	ldr	r2, [sp, #8]
 8009c7c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009c80:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009c84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009c88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c8a:	f8cd a020 	str.w	sl, [sp, #32]
 8009c8e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009c92:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8009c96:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009c9a:	9b07      	ldr	r3, [sp, #28]
 8009c9c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009ca0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8009ca4:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8009ca8:	9a08      	ldr	r2, [sp, #32]
 8009caa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009cae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cb2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009cb6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009cba:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8009cbe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009cc2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009cc6:	0a96      	lsrs	r6, r2, #10
 8009cc8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009ccc:	9602      	str	r6, [sp, #8]
 8009cce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8009cd2:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8009cd6:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8009cda:	4e53      	ldr	r6, [pc, #332]	; (8009e28 <D128_GENERIC+0x394>)
 8009cdc:	9f03      	ldr	r7, [sp, #12]
 8009cde:	fb2c 7606 	smlad	r6, ip, r6, r7
 8009ce2:	4f52      	ldr	r7, [pc, #328]	; (8009e2c <D128_GENERIC+0x398>)
 8009ce4:	fb2a 6607 	smlad	r6, sl, r7, r6
 8009ce8:	4f51      	ldr	r7, [pc, #324]	; (8009e30 <D128_GENERIC+0x39c>)
 8009cea:	fb21 6607 	smlad	r6, r1, r7, r6
 8009cee:	4f51      	ldr	r7, [pc, #324]	; (8009e34 <D128_GENERIC+0x3a0>)
 8009cf0:	fb24 6607 	smlad	r6, r4, r7, r6
 8009cf4:	4f50      	ldr	r7, [pc, #320]	; (8009e38 <D128_GENERIC+0x3a4>)
 8009cf6:	fb28 6607 	smlad	r6, r8, r7, r6
 8009cfa:	4f50      	ldr	r7, [pc, #320]	; (8009e3c <D128_GENERIC+0x3a8>)
 8009cfc:	fb20 6607 	smlad	r6, r0, r7, r6
 8009d00:	4f4f      	ldr	r7, [pc, #316]	; (8009e40 <D128_GENERIC+0x3ac>)
 8009d02:	fb23 6607 	smlad	r6, r3, r7, r6
 8009d06:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8009d0a:	fb25 6607 	smlad	r6, r5, r7, r6
 8009d0e:	4f4d      	ldr	r7, [pc, #308]	; (8009e44 <D128_GENERIC+0x3b0>)
 8009d10:	9a04      	ldr	r2, [sp, #16]
 8009d12:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8009d16:	4a4c      	ldr	r2, [pc, #304]	; (8009e48 <D128_GENERIC+0x3b4>)
 8009d18:	fb2a ee02 	smlad	lr, sl, r2, lr
 8009d1c:	4f4b      	ldr	r7, [pc, #300]	; (8009e4c <D128_GENERIC+0x3b8>)
 8009d1e:	fb21 ee07 	smlad	lr, r1, r7, lr
 8009d22:	4f4b      	ldr	r7, [pc, #300]	; (8009e50 <D128_GENERIC+0x3bc>)
 8009d24:	fb24 ee07 	smlad	lr, r4, r7, lr
 8009d28:	4f4a      	ldr	r7, [pc, #296]	; (8009e54 <D128_GENERIC+0x3c0>)
 8009d2a:	fb28 ee07 	smlad	lr, r8, r7, lr
 8009d2e:	4f4a      	ldr	r7, [pc, #296]	; (8009e58 <D128_GENERIC+0x3c4>)
 8009d30:	fb20 ee07 	smlad	lr, r0, r7, lr
 8009d34:	4f49      	ldr	r7, [pc, #292]	; (8009e5c <D128_GENERIC+0x3c8>)
 8009d36:	fb23 e707 	smlad	r7, r3, r7, lr
 8009d3a:	f8df e144 	ldr.w	lr, [pc, #324]	; 8009e80 <D128_GENERIC+0x3ec>
 8009d3e:	fb25 720e 	smlad	r2, r5, lr, r7
 8009d42:	f04f 0b01 	mov.w	fp, #1
 8009d46:	9203      	str	r2, [sp, #12]
 8009d48:	fb2c fb0b 	smuad	fp, ip, fp
 8009d4c:	4f44      	ldr	r7, [pc, #272]	; (8009e60 <D128_GENERIC+0x3cc>)
 8009d4e:	fb2a ba07 	smlad	sl, sl, r7, fp
 8009d52:	4f44      	ldr	r7, [pc, #272]	; (8009e64 <D128_GENERIC+0x3d0>)
 8009d54:	fb21 aa07 	smlad	sl, r1, r7, sl
 8009d58:	4f43      	ldr	r7, [pc, #268]	; (8009e68 <D128_GENERIC+0x3d4>)
 8009d5a:	fb24 aa07 	smlad	sl, r4, r7, sl
 8009d5e:	4f43      	ldr	r7, [pc, #268]	; (8009e6c <D128_GENERIC+0x3d8>)
 8009d60:	fb28 a707 	smlad	r7, r8, r7, sl
 8009d64:	4a42      	ldr	r2, [pc, #264]	; (8009e70 <D128_GENERIC+0x3dc>)
 8009d66:	fb20 7702 	smlad	r7, r0, r2, r7
 8009d6a:	4a42      	ldr	r2, [pc, #264]	; (8009e74 <D128_GENERIC+0x3e0>)
 8009d6c:	fb23 7702 	smlad	r7, r3, r2, r7
 8009d70:	4b41      	ldr	r3, [pc, #260]	; (8009e78 <D128_GENERIC+0x3e4>)
 8009d72:	fb25 7303 	smlad	r3, r5, r3, r7
 8009d76:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009d78:	9304      	str	r3, [sp, #16]
 8009d7a:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8009d7e:	b185      	cbz	r5, 8009da2 <D128_GENERIC+0x30e>
 8009d80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d82:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d84:	960d      	str	r6, [sp, #52]	; 0x34
 8009d86:	4432      	add	r2, r6
 8009d88:	1a52      	subs	r2, r2, r1
 8009d8a:	17d1      	asrs	r1, r2, #31
 8009d8c:	fba2 2305 	umull	r2, r3, r2, r5
 8009d90:	fb05 3301 	mla	r3, r5, r1, r3
 8009d94:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009d98:	f143 0300 	adc.w	r3, r3, #0
 8009d9c:	005b      	lsls	r3, r3, #1
 8009d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8009da0:	461e      	mov	r6, r3
 8009da2:	9801      	ldr	r0, [sp, #4]
 8009da4:	9c06      	ldr	r4, [sp, #24]
 8009da6:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8009da8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009daa:	01f6      	lsls	r6, r6, #7
 8009dac:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009db0:	2300      	movs	r3, #0
 8009db2:	fbc5 2306 	smlal	r2, r3, r5, r6
 8009db6:	fb04 f101 	mul.w	r1, r4, r1
 8009dba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009dbc:	109b      	asrs	r3, r3, #2
 8009dbe:	f303 030f 	ssat	r3, #16, r3
 8009dc2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8009dc6:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8009dc8:	1c62      	adds	r2, r4, #1
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	9206      	str	r2, [sp, #24]
 8009dce:	dd18      	ble.n	8009e02 <D128_GENERIC+0x36e>
 8009dd0:	9b01      	ldr	r3, [sp, #4]
 8009dd2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8009dd4:	2a01      	cmp	r2, #1
 8009dd6:	f47f ae80 	bne.w	8009ada <D128_GENERIC+0x46>
 8009dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ddc:	9d05      	ldr	r5, [sp, #20]
 8009dde:	069b      	lsls	r3, r3, #26
 8009de0:	6829      	ldr	r1, [r5, #0]
 8009de2:	686a      	ldr	r2, [r5, #4]
 8009de4:	68a8      	ldr	r0, [r5, #8]
 8009de6:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8009dea:	f105 0410 	add.w	r4, r5, #16
 8009dee:	d506      	bpl.n	8009dfe <D128_GENERIC+0x36a>
 8009df0:	ba49      	rev16	r1, r1
 8009df2:	ba52      	rev16	r2, r2
 8009df4:	ba40      	rev16	r0, r0
 8009df6:	fa9a fa9a 	rev16.w	sl, sl
 8009dfa:	9405      	str	r4, [sp, #20]
 8009dfc:	e6cf      	b.n	8009b9e <D128_GENERIC+0x10a>
 8009dfe:	9405      	str	r4, [sp, #20]
 8009e00:	e6cd      	b.n	8009b9e <D128_GENERIC+0x10a>
 8009e02:	9a01      	ldr	r2, [sp, #4]
 8009e04:	9904      	ldr	r1, [sp, #16]
 8009e06:	6091      	str	r1, [r2, #8]
 8009e08:	9903      	ldr	r1, [sp, #12]
 8009e0a:	60d1      	str	r1, [r2, #12]
 8009e0c:	9b02      	ldr	r3, [sp, #8]
 8009e0e:	61d3      	str	r3, [r2, #28]
 8009e10:	4611      	mov	r1, r2
 8009e12:	4613      	mov	r3, r2
 8009e14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e16:	610a      	str	r2, [r1, #16]
 8009e18:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009e1a:	6159      	str	r1, [r3, #20]
 8009e1c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009e1e:	6199      	str	r1, [r3, #24]
 8009e20:	2000      	movs	r0, #0
 8009e22:	b013      	add	sp, #76	; 0x4c
 8009e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e28:	00780069 	.word	0x00780069
 8009e2c:	005b004e 	.word	0x005b004e
 8009e30:	00420037 	.word	0x00420037
 8009e34:	002d0024 	.word	0x002d0024
 8009e38:	001c0015 	.word	0x001c0015
 8009e3c:	000f000a 	.word	0x000f000a
 8009e40:	00060003 	.word	0x00060003
 8009e44:	00880096 	.word	0x00880096
 8009e48:	00a200ac 	.word	0x00a200ac
 8009e4c:	00b400ba 	.word	0x00b400ba
 8009e50:	00be00c0 	.word	0x00be00c0
 8009e54:	00c000be 	.word	0x00c000be
 8009e58:	00ba00b4 	.word	0x00ba00b4
 8009e5c:	00ac00a2 	.word	0x00ac00a2
 8009e60:	00030006 	.word	0x00030006
 8009e64:	000a000f 	.word	0x000a000f
 8009e68:	0015001c 	.word	0x0015001c
 8009e6c:	0024002d 	.word	0x0024002d
 8009e70:	00370042 	.word	0x00370042
 8009e74:	004e005b 	.word	0x004e005b
 8009e78:	00690078 	.word	0x00690078
 8009e7c:	20000000 	.word	0x20000000
 8009e80:	00960088 	.word	0x00960088

08009e84 <D16_1CH_HTONS_VOL_HP>:
 8009e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e88:	4691      	mov	r9, r2
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8009e8e:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8009e92:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	4680      	mov	r8, r0
 8009e9a:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8009e9e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8009ea2:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ea6:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8009eaa:	9401      	str	r4, [sp, #4]
 8009eac:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8009eb0:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8009eb4:	2a00      	cmp	r2, #0
 8009eb6:	d04e      	beq.n	8009f56 <D16_1CH_HTONS_VOL_HP+0xd2>
 8009eb8:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8009f64 <D16_1CH_HTONS_VOL_HP+0xe0>
 8009ebc:	1e8c      	subs	r4, r1, #2
 8009ebe:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8009ec2:	f858 2b02 	ldr.w	r2, [r8], #2
 8009ec6:	ba52      	rev16	r2, r2
 8009ec8:	b2d6      	uxtb	r6, r2
 8009eca:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009ece:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8009ed2:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8009edc:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8009ee0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009ee8:	0a93      	lsrs	r3, r2, #10
 8009eea:	4a1c      	ldr	r2, [pc, #112]	; (8009f5c <D16_1CH_HTONS_VOL_HP+0xd8>)
 8009eec:	fb21 5202 	smlad	r2, r1, r2, r5
 8009ef0:	4d1b      	ldr	r5, [pc, #108]	; (8009f60 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8009ef2:	fb21 f505 	smuad	r5, r1, r5
 8009ef6:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8009efa:	4410      	add	r0, r2
 8009efc:	1bc0      	subs	r0, r0, r7
 8009efe:	17c7      	asrs	r7, r0, #31
 8009f00:	fba0 010e 	umull	r0, r1, r0, lr
 8009f04:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8009f08:	fb0e 1107 	mla	r1, lr, r7, r1
 8009f0c:	f141 0100 	adc.w	r1, r1, #0
 8009f10:	0448      	lsls	r0, r1, #17
 8009f12:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009f16:	2700      	movs	r7, #0
 8009f18:	fbc0 670a 	smlal	r6, r7, r0, sl
 8009f1c:	45d8      	cmp	r8, fp
 8009f1e:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8009f22:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8009f26:	4617      	mov	r7, r2
 8009f28:	f301 010f 	ssat	r1, #16, r1
 8009f2c:	f824 1f02 	strh.w	r1, [r4, #2]!
 8009f30:	d1c7      	bne.n	8009ec2 <D16_1CH_HTONS_VOL_HP+0x3e>
 8009f32:	9901      	ldr	r1, [sp, #4]
 8009f34:	f8c9 301c 	str.w	r3, [r9, #28]
 8009f38:	9b00      	ldr	r3, [sp, #0]
 8009f3a:	f8c9 0010 	str.w	r0, [r9, #16]
 8009f3e:	2000      	movs	r0, #0
 8009f40:	f8c9 5008 	str.w	r5, [r9, #8]
 8009f44:	f8c9 100c 	str.w	r1, [r9, #12]
 8009f48:	f8c9 2014 	str.w	r2, [r9, #20]
 8009f4c:	f8c9 3018 	str.w	r3, [r9, #24]
 8009f50:	b003      	add	sp, #12
 8009f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f56:	463a      	mov	r2, r7
 8009f58:	4621      	mov	r1, r4
 8009f5a:	e7eb      	b.n	8009f34 <D16_1CH_HTONS_VOL_HP+0xb0>
 8009f5c:	00030001 	.word	0x00030001
 8009f60:	00010003 	.word	0x00010003
 8009f64:	20000000 	.word	0x20000000

08009f68 <D24_1CH_HTONS_VOL_HP>:
 8009f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f6c:	b089      	sub	sp, #36	; 0x24
 8009f6e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009f70:	6996      	ldr	r6, [r2, #24]
 8009f72:	9304      	str	r3, [sp, #16]
 8009f74:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8009f76:	9207      	str	r2, [sp, #28]
 8009f78:	6915      	ldr	r5, [r2, #16]
 8009f7a:	6954      	ldr	r4, [r2, #20]
 8009f7c:	9606      	str	r6, [sp, #24]
 8009f7e:	6893      	ldr	r3, [r2, #8]
 8009f80:	69d6      	ldr	r6, [r2, #28]
 8009f82:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8009f86:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8009f8a:	9a04      	ldr	r2, [sp, #16]
 8009f8c:	9705      	str	r7, [sp, #20]
 8009f8e:	2a00      	cmp	r2, #0
 8009f90:	d07e      	beq.n	800a090 <D24_1CH_HTONS_VOL_HP+0x128>
 8009f92:	f1a1 0b02 	sub.w	fp, r1, #2
 8009f96:	2700      	movs	r7, #0
 8009f98:	46a8      	mov	r8, r5
 8009f9a:	f8cd b004 	str.w	fp, [sp, #4]
 8009f9e:	4655      	mov	r5, sl
 8009fa0:	46e3      	mov	fp, ip
 8009fa2:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800a09c <D24_1CH_HTONS_VOL_HP+0x134>
 8009fa6:	46ba      	mov	sl, r7
 8009fa8:	469c      	mov	ip, r3
 8009faa:	e055      	b.n	800a058 <D24_1CH_HTONS_VOL_HP+0xf0>
 8009fac:	7802      	ldrb	r2, [r0, #0]
 8009fae:	78c3      	ldrb	r3, [r0, #3]
 8009fb0:	7841      	ldrb	r1, [r0, #1]
 8009fb2:	0212      	lsls	r2, r2, #8
 8009fb4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8009fb8:	440b      	add	r3, r1
 8009fba:	3002      	adds	r0, #2
 8009fbc:	b2d9      	uxtb	r1, r3
 8009fbe:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009fc2:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8009fc6:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8009fca:	0c1b      	lsrs	r3, r3, #16
 8009fcc:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8009fd0:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8009fd4:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8009fd8:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8009fdc:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8009fe0:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8009fe4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8009fe8:	4a2a      	ldr	r2, [pc, #168]	; (800a094 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8009fea:	fb23 b102 	smlad	r1, r3, r2, fp
 8009fee:	4a2a      	ldr	r2, [pc, #168]	; (800a098 <D24_1CH_HTONS_VOL_HP+0x130>)
 8009ff0:	fb23 cb02 	smlad	fp, r3, r2, ip
 8009ff4:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8009ff8:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8009ffc:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800a000:	2201      	movs	r2, #1
 800a002:	fb23 f702 	smuad	r7, r3, r2
 800a006:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800a00a:	eb01 0208 	add.w	r2, r1, r8
 800a00e:	1b12      	subs	r2, r2, r4
 800a010:	17d4      	asrs	r4, r2, #31
 800a012:	fba2 2305 	umull	r2, r3, r2, r5
 800a016:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a01a:	fb05 3304 	mla	r3, r5, r4, r3
 800a01e:	f143 0300 	adc.w	r3, r3, #0
 800a022:	9c05      	ldr	r4, [sp, #20]
 800a024:	03da      	lsls	r2, r3, #15
 800a026:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a02a:	f04f 0900 	mov.w	r9, #0
 800a02e:	fbc4 8902 	smlal	r8, r9, r4, r2
 800a032:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a036:	9a01      	ldr	r2, [sp, #4]
 800a038:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800a03c:	9b03      	ldr	r3, [sp, #12]
 800a03e:	109b      	asrs	r3, r3, #2
 800a040:	f303 030f 	ssat	r3, #16, r3
 800a044:	f822 3f02 	strh.w	r3, [r2, #2]!
 800a048:	9b04      	ldr	r3, [sp, #16]
 800a04a:	9201      	str	r2, [sp, #4]
 800a04c:	f10a 0a01 	add.w	sl, sl, #1
 800a050:	459a      	cmp	sl, r3
 800a052:	44bc      	add	ip, r7
 800a054:	460c      	mov	r4, r1
 800a056:	d00b      	beq.n	800a070 <D24_1CH_HTONS_VOL_HP+0x108>
 800a058:	f01a 0f01 	tst.w	sl, #1
 800a05c:	d0a6      	beq.n	8009fac <D24_1CH_HTONS_VOL_HP+0x44>
 800a05e:	78c2      	ldrb	r2, [r0, #3]
 800a060:	7883      	ldrb	r3, [r0, #2]
 800a062:	f810 1b04 	ldrb.w	r1, [r0], #4
 800a066:	0212      	lsls	r2, r2, #8
 800a068:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a06c:	440b      	add	r3, r1
 800a06e:	e7a5      	b.n	8009fbc <D24_1CH_HTONS_VOL_HP+0x54>
 800a070:	4663      	mov	r3, ip
 800a072:	4645      	mov	r5, r8
 800a074:	46dc      	mov	ip, fp
 800a076:	9807      	ldr	r0, [sp, #28]
 800a078:	6141      	str	r1, [r0, #20]
 800a07a:	9906      	ldr	r1, [sp, #24]
 800a07c:	6083      	str	r3, [r0, #8]
 800a07e:	f8c0 c00c 	str.w	ip, [r0, #12]
 800a082:	61c6      	str	r6, [r0, #28]
 800a084:	6105      	str	r5, [r0, #16]
 800a086:	6181      	str	r1, [r0, #24]
 800a088:	2000      	movs	r0, #0
 800a08a:	b009      	add	sp, #36	; 0x24
 800a08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a090:	4621      	mov	r1, r4
 800a092:	e7f0      	b.n	800a076 <D24_1CH_HTONS_VOL_HP+0x10e>
 800a094:	00030001 	.word	0x00030001
 800a098:	00060007 	.word	0x00060007
 800a09c:	20000000 	.word	0x20000000

0800a0a0 <D32_1CH_HTONS_VOL_HP>:
 800a0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a4:	4692      	mov	sl, r2
 800a0a6:	b087      	sub	sp, #28
 800a0a8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a0aa:	f8da 3018 	ldr.w	r3, [sl, #24]
 800a0ae:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800a0b2:	9304      	str	r3, [sp, #16]
 800a0b4:	f8da 4010 	ldr.w	r4, [sl, #16]
 800a0b8:	f8da 8014 	ldr.w	r8, [sl, #20]
 800a0bc:	f8da 601c 	ldr.w	r6, [sl, #28]
 800a0c0:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a0c4:	f8da e00c 	ldr.w	lr, [sl, #12]
 800a0c8:	9501      	str	r5, [sp, #4]
 800a0ca:	f8da c020 	ldr.w	ip, [sl, #32]
 800a0ce:	2a00      	cmp	r2, #0
 800a0d0:	d07b      	beq.n	800a1ca <D32_1CH_HTONS_VOL_HP+0x12a>
 800a0d2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a0d6:	4f3e      	ldr	r7, [pc, #248]	; (800a1d0 <D32_1CH_HTONS_VOL_HP+0x130>)
 800a0d8:	f8cd c00c 	str.w	ip, [sp, #12]
 800a0dc:	9202      	str	r2, [sp, #8]
 800a0de:	460d      	mov	r5, r1
 800a0e0:	46a1      	mov	r9, r4
 800a0e2:	4684      	mov	ip, r0
 800a0e4:	f8cd a014 	str.w	sl, [sp, #20]
 800a0e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a0ec:	ba49      	rev16	r1, r1
 800a0ee:	b2c8      	uxtb	r0, r1
 800a0f0:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800a0f4:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800a0f8:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800a0fc:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a100:	0e09      	lsrs	r1, r1, #24
 800a102:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800a106:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800a10a:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800a10e:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800a112:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800a116:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800a11a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a11e:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800a122:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a126:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a12a:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800a12e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a132:	4a28      	ldr	r2, [pc, #160]	; (800a1d4 <D32_1CH_HTONS_VOL_HP+0x134>)
 800a134:	fb20 e202 	smlad	r2, r0, r2, lr
 800a138:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a13c:	fb2a 2101 	smlad	r1, sl, r1, r2
 800a140:	4a25      	ldr	r2, [pc, #148]	; (800a1d8 <D32_1CH_HTONS_VOL_HP+0x138>)
 800a142:	fb20 3302 	smlad	r3, r0, r2, r3
 800a146:	4a25      	ldr	r2, [pc, #148]	; (800a1dc <D32_1CH_HTONS_VOL_HP+0x13c>)
 800a148:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800a14c:	2301      	movs	r3, #1
 800a14e:	fb20 f003 	smuad	r0, r0, r3
 800a152:	4b23      	ldr	r3, [pc, #140]	; (800a1e0 <D32_1CH_HTONS_VOL_HP+0x140>)
 800a154:	fb2a 0303 	smlad	r3, sl, r3, r0
 800a158:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800a15c:	9c03      	ldr	r4, [sp, #12]
 800a15e:	eb02 0009 	add.w	r0, r2, r9
 800a162:	eba0 0008 	sub.w	r0, r0, r8
 800a166:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800a16a:	fba0 0104 	umull	r0, r1, r0, r4
 800a16e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a172:	fb04 110b 	mla	r1, r4, fp, r1
 800a176:	f141 0100 	adc.w	r1, r1, #0
 800a17a:	9c01      	ldr	r4, [sp, #4]
 800a17c:	0388      	lsls	r0, r1, #14
 800a17e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a182:	f04f 0900 	mov.w	r9, #0
 800a186:	fbc0 8904 	smlal	r8, r9, r0, r4
 800a18a:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800a18e:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800a192:	f300 000f 	ssat	r0, #16, r0
 800a196:	9902      	ldr	r1, [sp, #8]
 800a198:	f825 0b02 	strh.w	r0, [r5], #2
 800a19c:	428d      	cmp	r5, r1
 800a19e:	4690      	mov	r8, r2
 800a1a0:	d1a2      	bne.n	800a0e8 <D32_1CH_HTONS_VOL_HP+0x48>
 800a1a2:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a1a6:	464c      	mov	r4, r9
 800a1a8:	f8ca 3008 	str.w	r3, [sl, #8]
 800a1ac:	9b04      	ldr	r3, [sp, #16]
 800a1ae:	f8ca e00c 	str.w	lr, [sl, #12]
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	f8ca 601c 	str.w	r6, [sl, #28]
 800a1b8:	f8ca 4010 	str.w	r4, [sl, #16]
 800a1bc:	f8ca 2014 	str.w	r2, [sl, #20]
 800a1c0:	f8ca 3018 	str.w	r3, [sl, #24]
 800a1c4:	b007      	add	sp, #28
 800a1c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ca:	4642      	mov	r2, r8
 800a1cc:	e7ec      	b.n	800a1a8 <D32_1CH_HTONS_VOL_HP+0x108>
 800a1ce:	bf00      	nop
 800a1d0:	20000000 	.word	0x20000000
 800a1d4:	00060003 	.word	0x00060003
 800a1d8:	000a000c 	.word	0x000a000c
 800a1dc:	000c000a 	.word	0x000c000a
 800a1e0:	00030006 	.word	0x00030006

0800a1e4 <D48_1CH_HTONS_VOL_HP>:
 800a1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e8:	4613      	mov	r3, r2
 800a1ea:	461c      	mov	r4, r3
 800a1ec:	b087      	sub	sp, #28
 800a1ee:	4625      	mov	r5, r4
 800a1f0:	4626      	mov	r6, r4
 800a1f2:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800a1f4:	9205      	str	r2, [sp, #20]
 800a1f6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a1f8:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800a1fc:	9501      	str	r5, [sp, #4]
 800a1fe:	4680      	mov	r8, r0
 800a200:	6a35      	ldr	r5, [r6, #32]
 800a202:	6918      	ldr	r0, [r3, #16]
 800a204:	699b      	ldr	r3, [r3, #24]
 800a206:	9304      	str	r3, [sp, #16]
 800a208:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800a20c:	68a3      	ldr	r3, [r4, #8]
 800a20e:	9502      	str	r5, [sp, #8]
 800a210:	68e4      	ldr	r4, [r4, #12]
 800a212:	2a00      	cmp	r2, #0
 800a214:	f000 808c 	beq.w	800a330 <D48_1CH_HTONS_VOL_HP+0x14c>
 800a218:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a21c:	4d45      	ldr	r5, [pc, #276]	; (800a334 <D48_1CH_HTONS_VOL_HP+0x150>)
 800a21e:	9203      	str	r2, [sp, #12]
 800a220:	468c      	mov	ip, r1
 800a222:	e898 0044 	ldmia.w	r8, {r2, r6}
 800a226:	f108 0806 	add.w	r8, r8, #6
 800a22a:	ba52      	rev16	r2, r2
 800a22c:	ba76      	rev16	r6, r6
 800a22e:	b2d7      	uxtb	r7, r2
 800a230:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a234:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800a238:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800a23c:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800a240:	0e12      	lsrs	r2, r2, #24
 800a242:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800a246:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800a24a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a24e:	fa5f fb86 	uxtb.w	fp, r6
 800a252:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800a256:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800a25a:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800a25e:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800a262:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800a266:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a26a:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a26e:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800a272:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a276:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a27a:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800a27e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a282:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a286:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a28a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800a28e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a292:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800a296:	4a28      	ldr	r2, [pc, #160]	; (800a338 <D48_1CH_HTONS_VOL_HP+0x154>)
 800a298:	fb2a 4202 	smlad	r2, sl, r2, r4
 800a29c:	4927      	ldr	r1, [pc, #156]	; (800a33c <D48_1CH_HTONS_VOL_HP+0x158>)
 800a29e:	fb27 2201 	smlad	r2, r7, r1, r2
 800a2a2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a2a6:	fb26 2201 	smlad	r2, r6, r1, r2
 800a2aa:	4925      	ldr	r1, [pc, #148]	; (800a340 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800a2ac:	fb2a 3401 	smlad	r4, sl, r1, r3
 800a2b0:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800a2b4:	fb27 4403 	smlad	r4, r7, r3, r4
 800a2b8:	4b22      	ldr	r3, [pc, #136]	; (800a344 <D48_1CH_HTONS_VOL_HP+0x160>)
 800a2ba:	fb26 4403 	smlad	r4, r6, r3, r4
 800a2be:	2101      	movs	r1, #1
 800a2c0:	fb2a fa01 	smuad	sl, sl, r1
 800a2c4:	4b20      	ldr	r3, [pc, #128]	; (800a348 <D48_1CH_HTONS_VOL_HP+0x164>)
 800a2c6:	fb27 a703 	smlad	r7, r7, r3, sl
 800a2ca:	4b20      	ldr	r3, [pc, #128]	; (800a34c <D48_1CH_HTONS_VOL_HP+0x168>)
 800a2cc:	fb26 7303 	smlad	r3, r6, r3, r7
 800a2d0:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800a2d4:	9e02      	ldr	r6, [sp, #8]
 800a2d6:	9f01      	ldr	r7, [sp, #4]
 800a2d8:	4410      	add	r0, r2
 800a2da:	eba0 0009 	sub.w	r0, r0, r9
 800a2de:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800a2e2:	fba0 0106 	umull	r0, r1, r0, r6
 800a2e6:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a2ea:	fb06 110a 	mla	r1, r6, sl, r1
 800a2ee:	f141 0100 	adc.w	r1, r1, #0
 800a2f2:	0308      	lsls	r0, r1, #12
 800a2f4:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800a2f8:	f04f 0a00 	mov.w	sl, #0
 800a2fc:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800a300:	4657      	mov	r7, sl
 800a302:	10b8      	asrs	r0, r7, #2
 800a304:	f300 000f 	ssat	r0, #16, r0
 800a308:	f82c 0b02 	strh.w	r0, [ip], #2
 800a30c:	0048      	lsls	r0, r1, #1
 800a30e:	9903      	ldr	r1, [sp, #12]
 800a310:	458c      	cmp	ip, r1
 800a312:	4691      	mov	r9, r2
 800a314:	d185      	bne.n	800a222 <D48_1CH_HTONS_VOL_HP+0x3e>
 800a316:	9d05      	ldr	r5, [sp, #20]
 800a318:	616a      	str	r2, [r5, #20]
 800a31a:	9a04      	ldr	r2, [sp, #16]
 800a31c:	6128      	str	r0, [r5, #16]
 800a31e:	2000      	movs	r0, #0
 800a320:	60ab      	str	r3, [r5, #8]
 800a322:	60ec      	str	r4, [r5, #12]
 800a324:	f8c5 e01c 	str.w	lr, [r5, #28]
 800a328:	61aa      	str	r2, [r5, #24]
 800a32a:	b007      	add	sp, #28
 800a32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a330:	464a      	mov	r2, r9
 800a332:	e7f0      	b.n	800a316 <D48_1CH_HTONS_VOL_HP+0x132>
 800a334:	20000000 	.word	0x20000000
 800a338:	000f000a 	.word	0x000f000a
 800a33c:	00060003 	.word	0x00060003
 800a340:	00150019 	.word	0x00150019
 800a344:	00190015 	.word	0x00190015
 800a348:	00030006 	.word	0x00030006
 800a34c:	000a000f 	.word	0x000a000f

0800a350 <D64_1CH_HTONS_VOL_HP>:
 800a350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a354:	b089      	sub	sp, #36	; 0x24
 800a356:	4614      	mov	r4, r2
 800a358:	9207      	str	r2, [sp, #28]
 800a35a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a35c:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800a360:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800a364:	6992      	ldr	r2, [r2, #24]
 800a366:	9206      	str	r2, [sp, #24]
 800a368:	68e2      	ldr	r2, [r4, #12]
 800a36a:	9201      	str	r2, [sp, #4]
 800a36c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a36e:	9203      	str	r2, [sp, #12]
 800a370:	6a22      	ldr	r2, [r4, #32]
 800a372:	69e5      	ldr	r5, [r4, #28]
 800a374:	68a6      	ldr	r6, [r4, #8]
 800a376:	9204      	str	r2, [sp, #16]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f000 80b0 	beq.w	800a4de <D64_1CH_HTONS_VOL_HP+0x18e>
 800a37e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a382:	4f58      	ldr	r7, [pc, #352]	; (800a4e4 <D64_1CH_HTONS_VOL_HP+0x194>)
 800a384:	9305      	str	r3, [sp, #20]
 800a386:	9102      	str	r1, [sp, #8]
 800a388:	f850 2b08 	ldr.w	r2, [r0], #8
 800a38c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a390:	ba52      	rev16	r2, r2
 800a392:	fa93 f993 	rev16.w	r9, r3
 800a396:	b2d4      	uxtb	r4, r2
 800a398:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800a39c:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800a3a0:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a3a4:	9901      	ldr	r1, [sp, #4]
 800a3a6:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a3aa:	0e12      	lsrs	r2, r2, #24
 800a3ac:	44ab      	add	fp, r5
 800a3ae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a3b2:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800a3b6:	fa5f f289 	uxtb.w	r2, r9
 800a3ba:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800a3be:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800a3c2:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800a3c6:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a3ca:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a3ce:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800a3d2:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800a3d6:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800a3da:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800a3de:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800a3e2:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800a3e6:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800a3ea:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a3ee:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800a3f2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a3f6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a3fa:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a3fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a402:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a406:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800a40a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a40e:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800a412:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a416:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800a41a:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800a41e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a422:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800a426:	4b30      	ldr	r3, [pc, #192]	; (800a4e8 <D64_1CH_HTONS_VOL_HP+0x198>)
 800a428:	fb2b 1303 	smlad	r3, fp, r3, r1
 800a42c:	492f      	ldr	r1, [pc, #188]	; (800a4ec <D64_1CH_HTONS_VOL_HP+0x19c>)
 800a42e:	fb24 3301 	smlad	r3, r4, r1, r3
 800a432:	492f      	ldr	r1, [pc, #188]	; (800a4f0 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800a434:	fb22 3301 	smlad	r3, r2, r1, r3
 800a438:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800a43c:	fb2e 390a 	smlad	r9, lr, sl, r3
 800a440:	4b2c      	ldr	r3, [pc, #176]	; (800a4f4 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800a442:	fb2b 6603 	smlad	r6, fp, r3, r6
 800a446:	fb2e 6613 	smladx	r6, lr, r3, r6
 800a44a:	4b2b      	ldr	r3, [pc, #172]	; (800a4f8 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800a44c:	fb24 6603 	smlad	r6, r4, r3, r6
 800a450:	fb22 6313 	smladx	r3, r2, r3, r6
 800a454:	f04f 0a01 	mov.w	sl, #1
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	fb2b fb0a 	smuad	fp, fp, sl
 800a45e:	4b27      	ldr	r3, [pc, #156]	; (800a4fc <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800a460:	fb24 ba03 	smlad	sl, r4, r3, fp
 800a464:	4b26      	ldr	r3, [pc, #152]	; (800a500 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800a466:	fb22 a203 	smlad	r2, r2, r3, sl
 800a46a:	4b26      	ldr	r3, [pc, #152]	; (800a504 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800a46c:	fb2e 2603 	smlad	r6, lr, r3, r2
 800a470:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800a474:	eb0a 020c 	add.w	r2, sl, ip
 800a478:	9c04      	ldr	r4, [sp, #16]
 800a47a:	9903      	ldr	r1, [sp, #12]
 800a47c:	eba2 0208 	sub.w	r2, r2, r8
 800a480:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a484:	fba2 2304 	umull	r2, r3, r2, r4
 800a488:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a48c:	fb04 3309 	mla	r3, r4, r9, r3
 800a490:	f143 0300 	adc.w	r3, r3, #0
 800a494:	02da      	lsls	r2, r3, #11
 800a496:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a49a:	f04f 0900 	mov.w	r9, #0
 800a49e:	fbc1 8902 	smlal	r8, r9, r1, r2
 800a4a2:	9902      	ldr	r1, [sp, #8]
 800a4a4:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800a4a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a4ac:	f302 020f 	ssat	r2, #16, r2
 800a4b0:	9b05      	ldr	r3, [sp, #20]
 800a4b2:	f821 2b02 	strh.w	r2, [r1], #2
 800a4b6:	4299      	cmp	r1, r3
 800a4b8:	9102      	str	r1, [sp, #8]
 800a4ba:	46d0      	mov	r8, sl
 800a4bc:	f47f af64 	bne.w	800a388 <D64_1CH_HTONS_VOL_HP+0x38>
 800a4c0:	9a07      	ldr	r2, [sp, #28]
 800a4c2:	9901      	ldr	r1, [sp, #4]
 800a4c4:	60d1      	str	r1, [r2, #12]
 800a4c6:	9906      	ldr	r1, [sp, #24]
 800a4c8:	6096      	str	r6, [r2, #8]
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	61d5      	str	r5, [r2, #28]
 800a4ce:	f8c2 c010 	str.w	ip, [r2, #16]
 800a4d2:	f8c2 a014 	str.w	sl, [r2, #20]
 800a4d6:	6191      	str	r1, [r2, #24]
 800a4d8:	b009      	add	sp, #36	; 0x24
 800a4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4de:	46c2      	mov	sl, r8
 800a4e0:	4622      	mov	r2, r4
 800a4e2:	e7ee      	b.n	800a4c2 <D64_1CH_HTONS_VOL_HP+0x172>
 800a4e4:	20000000 	.word	0x20000000
 800a4e8:	001c0015 	.word	0x001c0015
 800a4ec:	000f000a 	.word	0x000f000a
 800a4f0:	00060003 	.word	0x00060003
 800a4f4:	0024002a 	.word	0x0024002a
 800a4f8:	002e0030 	.word	0x002e0030
 800a4fc:	00030006 	.word	0x00030006
 800a500:	000a000f 	.word	0x000a000f
 800a504:	0015001c 	.word	0x0015001c

0800a508 <D80_1CH_HTONS_VOL_HP>:
 800a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a50c:	4613      	mov	r3, r2
 800a50e:	b089      	sub	sp, #36	; 0x24
 800a510:	4686      	mov	lr, r0
 800a512:	6918      	ldr	r0, [r3, #16]
 800a514:	9000      	str	r0, [sp, #0]
 800a516:	4618      	mov	r0, r3
 800a518:	461c      	mov	r4, r3
 800a51a:	695b      	ldr	r3, [r3, #20]
 800a51c:	9302      	str	r3, [sp, #8]
 800a51e:	6983      	ldr	r3, [r0, #24]
 800a520:	9306      	str	r3, [sp, #24]
 800a522:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a526:	69c3      	ldr	r3, [r0, #28]
 800a528:	68c0      	ldr	r0, [r0, #12]
 800a52a:	9207      	str	r2, [sp, #28]
 800a52c:	9001      	str	r0, [sp, #4]
 800a52e:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a530:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a532:	9003      	str	r0, [sp, #12]
 800a534:	6a20      	ldr	r0, [r4, #32]
 800a536:	9004      	str	r0, [sp, #16]
 800a538:	2a00      	cmp	r2, #0
 800a53a:	f000 80d2 	beq.w	800a6e2 <D80_1CH_HTONS_VOL_HP+0x1da>
 800a53e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a542:	4869      	ldr	r0, [pc, #420]	; (800a6e8 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800a544:	9205      	str	r2, [sp, #20]
 800a546:	461c      	mov	r4, r3
 800a548:	f8de 5000 	ldr.w	r5, [lr]
 800a54c:	f8de 2004 	ldr.w	r2, [lr, #4]
 800a550:	f8de 3008 	ldr.w	r3, [lr, #8]
 800a554:	f10e 0e0a 	add.w	lr, lr, #10
 800a558:	ba6d      	rev16	r5, r5
 800a55a:	ba52      	rev16	r2, r2
 800a55c:	fa93 fb93 	rev16.w	fp, r3
 800a560:	b2ee      	uxtb	r6, r5
 800a562:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800a566:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800a56a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a56e:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800a572:	eb04 0a07 	add.w	sl, r4, r7
 800a576:	0e2d      	lsrs	r5, r5, #24
 800a578:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800a57c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800a580:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800a584:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800a588:	b2d5      	uxtb	r5, r2
 800a58a:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800a58e:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800a592:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800a596:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a59a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800a59e:	0e12      	lsrs	r2, r2, #24
 800a5a0:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800a5a4:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800a5a8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800a5ac:	fa5f f48b 	uxtb.w	r4, fp
 800a5b0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800a5b4:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800a5b8:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800a5bc:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800a5c0:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800a5c4:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a5c8:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800a5cc:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800a5d0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a5d4:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800a5d8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a5dc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a5e0:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a5e4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a5e8:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800a5ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5f0:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800a5f4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a5f8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a5fc:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800a600:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800a604:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800a608:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a60c:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800a610:	4d36      	ldr	r5, [pc, #216]	; (800a6ec <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800a612:	9f01      	ldr	r7, [sp, #4]
 800a614:	fb23 7505 	smlad	r5, r3, r5, r7
 800a618:	4f35      	ldr	r7, [pc, #212]	; (800a6f0 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800a61a:	fb29 5507 	smlad	r5, r9, r7, r5
 800a61e:	4f35      	ldr	r7, [pc, #212]	; (800a6f4 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800a620:	fb28 5507 	smlad	r5, r8, r7, r5
 800a624:	4f34      	ldr	r7, [pc, #208]	; (800a6f8 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800a626:	fb22 5507 	smlad	r5, r2, r7, r5
 800a62a:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800a62e:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800a632:	4d32      	ldr	r5, [pc, #200]	; (800a6fc <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800a634:	fb23 cc05 	smlad	ip, r3, r5, ip
 800a638:	4d31      	ldr	r5, [pc, #196]	; (800a700 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800a63a:	fb29 cc05 	smlad	ip, r9, r5, ip
 800a63e:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800a642:	fb28 c505 	smlad	r5, r8, r5, ip
 800a646:	4f2f      	ldr	r7, [pc, #188]	; (800a704 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800a648:	fb22 5507 	smlad	r5, r2, r7, r5
 800a64c:	4f2e      	ldr	r7, [pc, #184]	; (800a708 <D80_1CH_HTONS_VOL_HP+0x200>)
 800a64e:	fb26 5507 	smlad	r5, r6, r7, r5
 800a652:	f04f 0a01 	mov.w	sl, #1
 800a656:	9501      	str	r5, [sp, #4]
 800a658:	fb23 fa0a 	smuad	sl, r3, sl
 800a65c:	4b2b      	ldr	r3, [pc, #172]	; (800a70c <D80_1CH_HTONS_VOL_HP+0x204>)
 800a65e:	fb29 a903 	smlad	r9, r9, r3, sl
 800a662:	4d2b      	ldr	r5, [pc, #172]	; (800a710 <D80_1CH_HTONS_VOL_HP+0x208>)
 800a664:	fb28 9805 	smlad	r8, r8, r5, r9
 800a668:	4d2a      	ldr	r5, [pc, #168]	; (800a714 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800a66a:	fb22 8205 	smlad	r2, r2, r5, r8
 800a66e:	4b2a      	ldr	r3, [pc, #168]	; (800a718 <D80_1CH_HTONS_VOL_HP+0x210>)
 800a670:	fb26 2c03 	smlad	ip, r6, r3, r2
 800a674:	9b00      	ldr	r3, [sp, #0]
 800a676:	9d04      	ldr	r5, [sp, #16]
 800a678:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800a67c:	4453      	add	r3, sl
 800a67e:	461a      	mov	r2, r3
 800a680:	9b02      	ldr	r3, [sp, #8]
 800a682:	f8cd a008 	str.w	sl, [sp, #8]
 800a686:	1ad2      	subs	r2, r2, r3
 800a688:	17d7      	asrs	r7, r2, #31
 800a68a:	fba2 2305 	umull	r2, r3, r2, r5
 800a68e:	fb05 3307 	mla	r3, r5, r7, r3
 800a692:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a696:	f143 0300 	adc.w	r3, r3, #0
 800a69a:	9d03      	ldr	r5, [sp, #12]
 800a69c:	029a      	lsls	r2, r3, #10
 800a69e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a6a2:	2700      	movs	r7, #0
 800a6a4:	005b      	lsls	r3, r3, #1
 800a6a6:	fbc5 6702 	smlal	r6, r7, r5, r2
 800a6aa:	10ba      	asrs	r2, r7, #2
 800a6ac:	9300      	str	r3, [sp, #0]
 800a6ae:	f302 020f 	ssat	r2, #16, r2
 800a6b2:	9b05      	ldr	r3, [sp, #20]
 800a6b4:	f821 2b02 	strh.w	r2, [r1], #2
 800a6b8:	4299      	cmp	r1, r3
 800a6ba:	f47f af45 	bne.w	800a548 <D80_1CH_HTONS_VOL_HP+0x40>
 800a6be:	4623      	mov	r3, r4
 800a6c0:	9907      	ldr	r1, [sp, #28]
 800a6c2:	9801      	ldr	r0, [sp, #4]
 800a6c4:	60c8      	str	r0, [r1, #12]
 800a6c6:	9a00      	ldr	r2, [sp, #0]
 800a6c8:	f8c1 c008 	str.w	ip, [r1, #8]
 800a6cc:	4608      	mov	r0, r1
 800a6ce:	61cb      	str	r3, [r1, #28]
 800a6d0:	610a      	str	r2, [r1, #16]
 800a6d2:	f8c1 a014 	str.w	sl, [r1, #20]
 800a6d6:	9906      	ldr	r1, [sp, #24]
 800a6d8:	6181      	str	r1, [r0, #24]
 800a6da:	2000      	movs	r0, #0
 800a6dc:	b009      	add	sp, #36	; 0x24
 800a6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e2:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a6e6:	e7eb      	b.n	800a6c0 <D80_1CH_HTONS_VOL_HP+0x1b8>
 800a6e8:	20000000 	.word	0x20000000
 800a6ec:	002d0024 	.word	0x002d0024
 800a6f0:	001c0015 	.word	0x001c0015
 800a6f4:	000f000a 	.word	0x000f000a
 800a6f8:	00060003 	.word	0x00060003
 800a6fc:	0037003f 	.word	0x0037003f
 800a700:	00450049 	.word	0x00450049
 800a704:	00490045 	.word	0x00490045
 800a708:	003f0037 	.word	0x003f0037
 800a70c:	00030006 	.word	0x00030006
 800a710:	000a000f 	.word	0x000a000f
 800a714:	0015001c 	.word	0x0015001c
 800a718:	0024002d 	.word	0x0024002d

0800a71c <D128_1CH_HTONS_VOL_HP>:
 800a71c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a720:	b093      	sub	sp, #76	; 0x4c
 800a722:	4614      	mov	r4, r2
 800a724:	9211      	str	r2, [sp, #68]	; 0x44
 800a726:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a728:	6912      	ldr	r2, [r2, #16]
 800a72a:	9203      	str	r2, [sp, #12]
 800a72c:	4622      	mov	r2, r4
 800a72e:	4615      	mov	r5, r2
 800a730:	6964      	ldr	r4, [r4, #20]
 800a732:	9406      	str	r4, [sp, #24]
 800a734:	4614      	mov	r4, r2
 800a736:	6992      	ldr	r2, [r2, #24]
 800a738:	9210      	str	r2, [sp, #64]	; 0x40
 800a73a:	68ea      	ldr	r2, [r5, #12]
 800a73c:	9204      	str	r2, [sp, #16]
 800a73e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800a740:	69e6      	ldr	r6, [r4, #28]
 800a742:	920d      	str	r2, [sp, #52]	; 0x34
 800a744:	68a4      	ldr	r4, [r4, #8]
 800a746:	6a2a      	ldr	r2, [r5, #32]
 800a748:	9405      	str	r4, [sp, #20]
 800a74a:	920e      	str	r2, [sp, #56]	; 0x38
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f000 8145 	beq.w	800a9dc <D128_1CH_HTONS_VOL_HP+0x2c0>
 800a752:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a756:	930f      	str	r3, [sp, #60]	; 0x3c
 800a758:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800aa38 <D128_1CH_HTONS_VOL_HP+0x31c>
 800a75c:	9107      	str	r1, [sp, #28]
 800a75e:	f100 0310 	add.w	r3, r0, #16
 800a762:	4699      	mov	r9, r3
 800a764:	f1a9 0110 	sub.w	r1, r9, #16
 800a768:	c90e      	ldmia	r1, {r1, r2, r3}
 800a76a:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800a76e:	ba49      	rev16	r1, r1
 800a770:	ba52      	rev16	r2, r2
 800a772:	ba5b      	rev16	r3, r3
 800a774:	fa90 fa90 	rev16.w	sl, r0
 800a778:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800a77c:	b2cc      	uxtb	r4, r1
 800a77e:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800a782:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800a786:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800a78a:	0e09      	lsrs	r1, r1, #24
 800a78c:	4426      	add	r6, r4
 800a78e:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800a792:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800a796:	b2d0      	uxtb	r0, r2
 800a798:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800a79c:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800a7a0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a7a4:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800a7a8:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800a7ac:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800a7b0:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800a7b4:	0e12      	lsrs	r2, r2, #24
 800a7b6:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800a7ba:	9701      	str	r7, [sp, #4]
 800a7bc:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800a7c0:	4627      	mov	r7, r4
 800a7c2:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800a7c6:	9702      	str	r7, [sp, #8]
 800a7c8:	b2da      	uxtb	r2, r3
 800a7ca:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800a7ce:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800a7d2:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800a7d6:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800a7da:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800a7de:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a7e2:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800a7e6:	0e1b      	lsrs	r3, r3, #24
 800a7e8:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800a7ec:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800a7f0:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800a7f4:	fa5f f38a 	uxtb.w	r3, sl
 800a7f8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a7fc:	960a      	str	r6, [sp, #40]	; 0x28
 800a7fe:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800a802:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800a806:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a80a:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800a80e:	950b      	str	r5, [sp, #44]	; 0x2c
 800a810:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800a814:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800a818:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800a81c:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800a820:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800a824:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800a828:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800a82c:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800a830:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800a834:	9308      	str	r3, [sp, #32]
 800a836:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a83a:	9b01      	ldr	r3, [sp, #4]
 800a83c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800a840:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a844:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800a848:	9b02      	ldr	r3, [sp, #8]
 800a84a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a84e:	9302      	str	r3, [sp, #8]
 800a850:	9b08      	ldr	r3, [sp, #32]
 800a852:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a856:	9308      	str	r3, [sp, #32]
 800a858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a85a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a85e:	950c      	str	r5, [sp, #48]	; 0x30
 800a860:	461d      	mov	r5, r3
 800a862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a864:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a868:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a86c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800a870:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	9b02      	ldr	r3, [sp, #8]
 800a878:	9202      	str	r2, [sp, #8]
 800a87a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a87c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a87e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a882:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a886:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a88a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a88e:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a892:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a896:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800a89a:	9b08      	ldr	r3, [sp, #32]
 800a89c:	9f01      	ldr	r7, [sp, #4]
 800a89e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a8a2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a8a6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a8aa:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a8ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a8b2:	46be      	mov	lr, r7
 800a8b4:	0a96      	lsrs	r6, r2, #10
 800a8b6:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800a8ba:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800a8be:	4f49      	ldr	r7, [pc, #292]	; (800a9e4 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800a8c0:	9a04      	ldr	r2, [sp, #16]
 800a8c2:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800a8c6:	4a48      	ldr	r2, [pc, #288]	; (800a9e8 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800a8c8:	fb2a ee02 	smlad	lr, sl, r2, lr
 800a8cc:	4a47      	ldr	r2, [pc, #284]	; (800a9ec <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800a8ce:	fb21 ee02 	smlad	lr, r1, r2, lr
 800a8d2:	4a47      	ldr	r2, [pc, #284]	; (800a9f0 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800a8d4:	fb24 ee02 	smlad	lr, r4, r2, lr
 800a8d8:	4a46      	ldr	r2, [pc, #280]	; (800a9f4 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800a8da:	9f02      	ldr	r7, [sp, #8]
 800a8dc:	fb27 ee02 	smlad	lr, r7, r2, lr
 800a8e0:	4a45      	ldr	r2, [pc, #276]	; (800a9f8 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800a8e2:	fb20 ee02 	smlad	lr, r0, r2, lr
 800a8e6:	4a45      	ldr	r2, [pc, #276]	; (800a9fc <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800a8e8:	fb23 e702 	smlad	r7, r3, r2, lr
 800a8ec:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800a8f0:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800a8f4:	9f01      	ldr	r7, [sp, #4]
 800a8f6:	4a42      	ldr	r2, [pc, #264]	; (800aa00 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800a8f8:	46bc      	mov	ip, r7
 800a8fa:	9f05      	ldr	r7, [sp, #20]
 800a8fc:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800a900:	4a40      	ldr	r2, [pc, #256]	; (800aa04 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800a902:	fb2a cc02 	smlad	ip, sl, r2, ip
 800a906:	4f40      	ldr	r7, [pc, #256]	; (800aa08 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800a908:	fb21 cc07 	smlad	ip, r1, r7, ip
 800a90c:	4f3f      	ldr	r7, [pc, #252]	; (800aa0c <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800a90e:	fb24 cc07 	smlad	ip, r4, r7, ip
 800a912:	4f3f      	ldr	r7, [pc, #252]	; (800aa10 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800a914:	9a02      	ldr	r2, [sp, #8]
 800a916:	fb22 cc07 	smlad	ip, r2, r7, ip
 800a91a:	4f3e      	ldr	r7, [pc, #248]	; (800aa14 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800a91c:	fb20 cc07 	smlad	ip, r0, r7, ip
 800a920:	4f3d      	ldr	r7, [pc, #244]	; (800aa18 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800a922:	fb23 c707 	smlad	r7, r3, r7, ip
 800a926:	f8df c114 	ldr.w	ip, [pc, #276]	; 800aa3c <D128_1CH_HTONS_VOL_HP+0x320>
 800a92a:	fb25 720c 	smlad	r2, r5, ip, r7
 800a92e:	f04f 0b01 	mov.w	fp, #1
 800a932:	9204      	str	r2, [sp, #16]
 800a934:	9f01      	ldr	r7, [sp, #4]
 800a936:	fb27 fb0b 	smuad	fp, r7, fp
 800a93a:	4f38      	ldr	r7, [pc, #224]	; (800aa1c <D128_1CH_HTONS_VOL_HP+0x300>)
 800a93c:	fb2a ba07 	smlad	sl, sl, r7, fp
 800a940:	4f37      	ldr	r7, [pc, #220]	; (800aa20 <D128_1CH_HTONS_VOL_HP+0x304>)
 800a942:	fb21 aa07 	smlad	sl, r1, r7, sl
 800a946:	4f37      	ldr	r7, [pc, #220]	; (800aa24 <D128_1CH_HTONS_VOL_HP+0x308>)
 800a948:	fb24 aa07 	smlad	sl, r4, r7, sl
 800a94c:	4f36      	ldr	r7, [pc, #216]	; (800aa28 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800a94e:	9a02      	ldr	r2, [sp, #8]
 800a950:	fb22 a707 	smlad	r7, r2, r7, sl
 800a954:	4a35      	ldr	r2, [pc, #212]	; (800aa2c <D128_1CH_HTONS_VOL_HP+0x310>)
 800a956:	fb20 7702 	smlad	r7, r0, r2, r7
 800a95a:	4a35      	ldr	r2, [pc, #212]	; (800aa30 <D128_1CH_HTONS_VOL_HP+0x314>)
 800a95c:	fb23 7702 	smlad	r7, r3, r2, r7
 800a960:	4b34      	ldr	r3, [pc, #208]	; (800aa34 <D128_1CH_HTONS_VOL_HP+0x318>)
 800a962:	fb25 7303 	smlad	r3, r5, r3, r7
 800a966:	9305      	str	r3, [sp, #20]
 800a968:	9b03      	ldr	r3, [sp, #12]
 800a96a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a96c:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800a970:	4473      	add	r3, lr
 800a972:	461a      	mov	r2, r3
 800a974:	9b06      	ldr	r3, [sp, #24]
 800a976:	f8cd e018 	str.w	lr, [sp, #24]
 800a97a:	1ad2      	subs	r2, r2, r3
 800a97c:	17d1      	asrs	r1, r2, #31
 800a97e:	fba2 2304 	umull	r2, r3, r2, r4
 800a982:	fb04 3301 	mla	r3, r4, r1, r3
 800a986:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a98a:	f143 0300 	adc.w	r3, r3, #0
 800a98e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a990:	021a      	lsls	r2, r3, #8
 800a992:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a996:	2100      	movs	r1, #0
 800a998:	fbc4 0102 	smlal	r0, r1, r4, r2
 800a99c:	108a      	asrs	r2, r1, #2
 800a99e:	9907      	ldr	r1, [sp, #28]
 800a9a0:	f302 020f 	ssat	r2, #16, r2
 800a9a4:	005b      	lsls	r3, r3, #1
 800a9a6:	f821 2b02 	strh.w	r2, [r1], #2
 800a9aa:	9303      	str	r3, [sp, #12]
 800a9ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9ae:	9107      	str	r1, [sp, #28]
 800a9b0:	4299      	cmp	r1, r3
 800a9b2:	f109 0910 	add.w	r9, r9, #16
 800a9b6:	f47f aed5 	bne.w	800a764 <D128_1CH_HTONS_VOL_HP+0x48>
 800a9ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a9bc:	9905      	ldr	r1, [sp, #20]
 800a9be:	6091      	str	r1, [r2, #8]
 800a9c0:	9904      	ldr	r1, [sp, #16]
 800a9c2:	60d1      	str	r1, [r2, #12]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	61d6      	str	r6, [r2, #28]
 800a9c8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a9ca:	9a03      	ldr	r2, [sp, #12]
 800a9cc:	611a      	str	r2, [r3, #16]
 800a9ce:	2000      	movs	r0, #0
 800a9d0:	f8c3 e014 	str.w	lr, [r3, #20]
 800a9d4:	6199      	str	r1, [r3, #24]
 800a9d6:	b013      	add	sp, #76	; 0x4c
 800a9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9dc:	f8dd e018 	ldr.w	lr, [sp, #24]
 800a9e0:	e7eb      	b.n	800a9ba <D128_1CH_HTONS_VOL_HP+0x29e>
 800a9e2:	bf00      	nop
 800a9e4:	00780069 	.word	0x00780069
 800a9e8:	005b004e 	.word	0x005b004e
 800a9ec:	00420037 	.word	0x00420037
 800a9f0:	002d0024 	.word	0x002d0024
 800a9f4:	001c0015 	.word	0x001c0015
 800a9f8:	000f000a 	.word	0x000f000a
 800a9fc:	00060003 	.word	0x00060003
 800aa00:	00880096 	.word	0x00880096
 800aa04:	00a200ac 	.word	0x00a200ac
 800aa08:	00b400ba 	.word	0x00b400ba
 800aa0c:	00be00c0 	.word	0x00be00c0
 800aa10:	00c000be 	.word	0x00c000be
 800aa14:	00ba00b4 	.word	0x00ba00b4
 800aa18:	00ac00a2 	.word	0x00ac00a2
 800aa1c:	00030006 	.word	0x00030006
 800aa20:	000a000f 	.word	0x000a000f
 800aa24:	0015001c 	.word	0x0015001c
 800aa28:	0024002d 	.word	0x0024002d
 800aa2c:	00370042 	.word	0x00370042
 800aa30:	004e005b 	.word	0x004e005b
 800aa34:	00690078 	.word	0x00690078
 800aa38:	20000000 	.word	0x20000000
 800aa3c:	00960088 	.word	0x00960088

0800aa40 <PDM_Filter_Init>:
 800aa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa42:	2240      	movs	r2, #64	; 0x40
 800aa44:	4604      	mov	r4, r0
 800aa46:	2100      	movs	r1, #0
 800aa48:	300c      	adds	r0, #12
 800aa4a:	f000 fa14 	bl	800ae76 <memset>
 800aa4e:	493b      	ldr	r1, [pc, #236]	; (800ab3c <PDM_Filter_Init+0xfc>)
 800aa50:	483b      	ldr	r0, [pc, #236]	; (800ab40 <PDM_Filter_Init+0x100>)
 800aa52:	f000 f98d 	bl	800ad70 <CRC_Lock>
 800aa56:	8822      	ldrh	r2, [r4, #0]
 800aa58:	8963      	ldrh	r3, [r4, #10]
 800aa5a:	4938      	ldr	r1, [pc, #224]	; (800ab3c <PDM_Filter_Init+0xfc>)
 800aa5c:	8925      	ldrh	r5, [r4, #8]
 800aa5e:	86a3      	strh	r3, [r4, #52]	; 0x34
 800aa60:	2801      	cmp	r0, #1
 800aa62:	f04f 0300 	mov.w	r3, #0
 800aa66:	bf18      	it	ne
 800aa68:	2100      	movne	r1, #0
 800aa6a:	2a01      	cmp	r2, #1
 800aa6c:	6461      	str	r1, [r4, #68]	; 0x44
 800aa6e:	86e5      	strh	r5, [r4, #54]	; 0x36
 800aa70:	61a3      	str	r3, [r4, #24]
 800aa72:	6123      	str	r3, [r4, #16]
 800aa74:	6163      	str	r3, [r4, #20]
 800aa76:	60e3      	str	r3, [r4, #12]
 800aa78:	6263      	str	r3, [r4, #36]	; 0x24
 800aa7a:	61e3      	str	r3, [r4, #28]
 800aa7c:	6223      	str	r3, [r4, #32]
 800aa7e:	6423      	str	r3, [r4, #64]	; 0x40
 800aa80:	d918      	bls.n	800aab4 <PDM_Filter_Init+0x74>
 800aa82:	2003      	movs	r0, #3
 800aa84:	2302      	movs	r3, #2
 800aa86:	8862      	ldrh	r2, [r4, #2]
 800aa88:	2a01      	cmp	r2, #1
 800aa8a:	d91d      	bls.n	800aac8 <PDM_Filter_Init+0x88>
 800aa8c:	2140      	movs	r1, #64	; 0x40
 800aa8e:	2300      	movs	r3, #0
 800aa90:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800aa92:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800aa96:	6862      	ldr	r2, [r4, #4]
 800aa98:	bf04      	itt	eq
 800aa9a:	6421      	streq	r1, [r4, #64]	; 0x40
 800aa9c:	460b      	moveq	r3, r1
 800aa9e:	b11a      	cbz	r2, 800aaa8 <PDM_Filter_Init+0x68>
 800aaa0:	f043 0310 	orr.w	r3, r3, #16
 800aaa4:	6423      	str	r3, [r4, #64]	; 0x40
 800aaa6:	62e2      	str	r2, [r4, #44]	; 0x2c
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	8722      	strh	r2, [r4, #56]	; 0x38
 800aaac:	b908      	cbnz	r0, 800aab2 <PDM_Filter_Init+0x72>
 800aaae:	3380      	adds	r3, #128	; 0x80
 800aab0:	6423      	str	r3, [r4, #64]	; 0x40
 800aab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aab4:	4d23      	ldr	r5, [pc, #140]	; (800ab44 <PDM_Filter_Init+0x104>)
 800aab6:	d010      	beq.n	800aada <PDM_Filter_Init+0x9a>
 800aab8:	782a      	ldrb	r2, [r5, #0]
 800aaba:	2a01      	cmp	r2, #1
 800aabc:	d027      	beq.n	800ab0e <PDM_Filter_Init+0xce>
 800aabe:	8862      	ldrh	r2, [r4, #2]
 800aac0:	2a01      	cmp	r2, #1
 800aac2:	f04f 0001 	mov.w	r0, #1
 800aac6:	d8e1      	bhi.n	800aa8c <PDM_Filter_Init+0x4c>
 800aac8:	d001      	beq.n	800aace <PDM_Filter_Init+0x8e>
 800aaca:	4618      	mov	r0, r3
 800aacc:	e7de      	b.n	800aa8c <PDM_Filter_Init+0x4c>
 800aace:	2220      	movs	r2, #32
 800aad0:	4618      	mov	r0, r3
 800aad2:	6422      	str	r2, [r4, #64]	; 0x40
 800aad4:	4613      	mov	r3, r2
 800aad6:	2160      	movs	r1, #96	; 0x60
 800aad8:	e7da      	b.n	800aa90 <PDM_Filter_Init+0x50>
 800aada:	7829      	ldrb	r1, [r5, #0]
 800aadc:	2900      	cmp	r1, #0
 800aade:	d1ee      	bne.n	800aabe <PDM_Filter_Init+0x7e>
 800aae0:	4919      	ldr	r1, [pc, #100]	; (800ab48 <PDM_Filter_Init+0x108>)
 800aae2:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800ab50 <PDM_Filter_Init+0x110>
 800aae6:	4f19      	ldr	r7, [pc, #100]	; (800ab4c <PDM_Filter_Init+0x10c>)
 800aae8:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800aaec:	684a      	ldr	r2, [r1, #4]
 800aaee:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800aaf2:	ea02 0007 	and.w	r0, r2, r7
 800aaf6:	4303      	orrs	r3, r0
 800aaf8:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800aafc:	4413      	add	r3, r2
 800aafe:	f841 3f04 	str.w	r3, [r1, #4]!
 800ab02:	428e      	cmp	r6, r1
 800ab04:	d1f2      	bne.n	800aaec <PDM_Filter_Init+0xac>
 800ab06:	2001      	movs	r0, #1
 800ab08:	7028      	strb	r0, [r5, #0]
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	e7bb      	b.n	800aa86 <PDM_Filter_Init+0x46>
 800ab0e:	490e      	ldr	r1, [pc, #56]	; (800ab48 <PDM_Filter_Init+0x108>)
 800ab10:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800ab50 <PDM_Filter_Init+0x110>
 800ab14:	4f0d      	ldr	r7, [pc, #52]	; (800ab4c <PDM_Filter_Init+0x10c>)
 800ab16:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800ab1a:	684a      	ldr	r2, [r1, #4]
 800ab1c:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800ab20:	ea02 0007 	and.w	r0, r2, r7
 800ab24:	4303      	orrs	r3, r0
 800ab26:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800ab2a:	4413      	add	r3, r2
 800ab2c:	f841 3f04 	str.w	r3, [r1, #4]!
 800ab30:	428e      	cmp	r6, r1
 800ab32:	d1f2      	bne.n	800ab1a <PDM_Filter_Init+0xda>
 800ab34:	2300      	movs	r3, #0
 800ab36:	702b      	strb	r3, [r5, #0]
 800ab38:	e7c1      	b.n	800aabe <PDM_Filter_Init+0x7e>
 800ab3a:	bf00      	nop
 800ab3c:	b5e8b5cd 	.word	0xb5e8b5cd
 800ab40:	f407a5c2 	.word	0xf407a5c2
 800ab44:	20000770 	.word	0x20000770
 800ab48:	1ffffffc 	.word	0x1ffffffc
 800ab4c:	000ffc00 	.word	0x000ffc00
 800ab50:	3ff00000 	.word	0x3ff00000

0800ab54 <PDM_Filter_setConfig>:
 800ab54:	4b66      	ldr	r3, [pc, #408]	; (800acf0 <PDM_Filter_setConfig+0x19c>)
 800ab56:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d001      	beq.n	800ab60 <PDM_Filter_setConfig+0xc>
 800ab5c:	2004      	movs	r0, #4
 800ab5e:	4770      	bx	lr
 800ab60:	b530      	push	{r4, r5, lr}
 800ab62:	880a      	ldrh	r2, [r1, #0]
 800ab64:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800ab66:	ed2d 8b04 	vpush	{d8-d9}
 800ab6a:	4604      	mov	r4, r0
 800ab6c:	460d      	mov	r5, r1
 800ab6e:	1e51      	subs	r1, r2, #1
 800ab70:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800ab74:	2906      	cmp	r1, #6
 800ab76:	b083      	sub	sp, #12
 800ab78:	6420      	str	r0, [r4, #64]	; 0x40
 800ab7a:	d91a      	bls.n	800abb2 <PDM_Filter_setConfig+0x5e>
 800ab7c:	2008      	movs	r0, #8
 800ab7e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800ab82:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800ab86:	4299      	cmp	r1, r3
 800ab88:	d07e      	beq.n	800ac88 <PDM_Filter_setConfig+0x134>
 800ab8a:	f113 0f0c 	cmn.w	r3, #12
 800ab8e:	da2a      	bge.n	800abe6 <PDM_Filter_setConfig+0x92>
 800ab90:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800ab94:	3040      	adds	r0, #64	; 0x40
 800ab96:	80ab      	strh	r3, [r5, #4]
 800ab98:	8622      	strh	r2, [r4, #48]	; 0x30
 800ab9a:	886b      	ldrh	r3, [r5, #2]
 800ab9c:	8663      	strh	r3, [r4, #50]	; 0x32
 800ab9e:	b920      	cbnz	r0, 800abaa <PDM_Filter_setConfig+0x56>
 800aba0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aba6:	6423      	str	r3, [r4, #64]	; 0x40
 800aba8:	2000      	movs	r0, #0
 800abaa:	b003      	add	sp, #12
 800abac:	ecbd 8b04 	vpop	{d8-d9}
 800abb0:	bd30      	pop	{r4, r5, pc}
 800abb2:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800abb4:	4291      	cmp	r1, r2
 800abb6:	d06c      	beq.n	800ac92 <PDM_Filter_setConfig+0x13e>
 800abb8:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800abbc:	f023 0301 	bic.w	r3, r3, #1
 800abc0:	4313      	orrs	r3, r2
 800abc2:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800abc6:	6423      	str	r3, [r4, #64]	; 0x40
 800abc8:	2970      	cmp	r1, #112	; 0x70
 800abca:	f003 030f 	and.w	r3, r3, #15
 800abce:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800abd2:	d066      	beq.n	800aca2 <PDM_Filter_setConfig+0x14e>
 800abd4:	2b06      	cmp	r3, #6
 800abd6:	f200 8089 	bhi.w	800acec <PDM_Filter_setConfig+0x198>
 800abda:	e8df f003 	tbb	[pc, r3]
 800abde:	4f52      	.short	0x4f52
 800abe0:	3d43494c 	.word	0x3d43494c
 800abe4:	46          	.byte	0x46
 800abe5:	00          	.byte	0x00
 800abe6:	2b33      	cmp	r3, #51	; 0x33
 800abe8:	dc32      	bgt.n	800ac50 <PDM_Filter_setConfig+0xfc>
 800abea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800abec:	f002 020f 	and.w	r2, r2, #15
 800abf0:	3a01      	subs	r2, #1
 800abf2:	2a06      	cmp	r2, #6
 800abf4:	d872      	bhi.n	800acdc <PDM_Filter_setConfig+0x188>
 800abf6:	493f      	ldr	r1, [pc, #252]	; (800acf4 <PDM_Filter_setConfig+0x1a0>)
 800abf8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800abfc:	ed92 9a00 	vldr	s18, [r2]
 800ac00:	ed92 8a07 	vldr	s16, [r2, #28]
 800ac04:	9001      	str	r0, [sp, #4]
 800ac06:	ee07 3a90 	vmov	s15, r3
 800ac0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac0e:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800ac12:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800ac16:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800ac1a:	f001 fa3f 	bl	800c09c <powf>
 800ac1e:	eddf 0a36 	vldr	s1, [pc, #216]	; 800acf8 <PDM_Filter_setConfig+0x1a4>
 800ac22:	eef0 8a40 	vmov.f32	s17, s0
 800ac26:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800ac2a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800ac2e:	f001 fa35 	bl	800c09c <powf>
 800ac32:	ee28 8a28 	vmul.f32	s16, s16, s17
 800ac36:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ac3a:	f001 fa09 	bl	800c050 <roundf>
 800ac3e:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800ac42:	88ab      	ldrh	r3, [r5, #4]
 800ac44:	882a      	ldrh	r2, [r5, #0]
 800ac46:	9801      	ldr	r0, [sp, #4]
 800ac48:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800ac4c:	8723      	strh	r3, [r4, #56]	; 0x38
 800ac4e:	e7a3      	b.n	800ab98 <PDM_Filter_setConfig+0x44>
 800ac50:	2333      	movs	r3, #51	; 0x33
 800ac52:	3040      	adds	r0, #64	; 0x40
 800ac54:	80ab      	strh	r3, [r5, #4]
 800ac56:	e79f      	b.n	800ab98 <PDM_Filter_setConfig+0x44>
 800ac58:	4b28      	ldr	r3, [pc, #160]	; (800acfc <PDM_Filter_setConfig+0x1a8>)
 800ac5a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac5c:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800ac60:	2000      	movs	r0, #0
 800ac62:	e792      	b.n	800ab8a <PDM_Filter_setConfig+0x36>
 800ac64:	4b26      	ldr	r3, [pc, #152]	; (800ad00 <PDM_Filter_setConfig+0x1ac>)
 800ac66:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac68:	e7f8      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800ac6a:	4b26      	ldr	r3, [pc, #152]	; (800ad04 <PDM_Filter_setConfig+0x1b0>)
 800ac6c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac6e:	e7f5      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800ac70:	4b25      	ldr	r3, [pc, #148]	; (800ad08 <PDM_Filter_setConfig+0x1b4>)
 800ac72:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac74:	e7f2      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800ac76:	4b25      	ldr	r3, [pc, #148]	; (800ad0c <PDM_Filter_setConfig+0x1b8>)
 800ac78:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac7a:	e7ef      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800ac7c:	4b24      	ldr	r3, [pc, #144]	; (800ad10 <PDM_Filter_setConfig+0x1bc>)
 800ac7e:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac80:	e7ec      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800ac82:	4b24      	ldr	r3, [pc, #144]	; (800ad14 <PDM_Filter_setConfig+0x1c0>)
 800ac84:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac86:	e7e9      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800ac88:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800ac8a:	4291      	cmp	r1, r2
 800ac8c:	f47f af7d 	bne.w	800ab8a <PDM_Filter_setConfig+0x36>
 800ac90:	e783      	b.n	800ab9a <PDM_Filter_setConfig+0x46>
 800ac92:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800ac96:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800ac9a:	4299      	cmp	r1, r3
 800ac9c:	d023      	beq.n	800ace6 <PDM_Filter_setConfig+0x192>
 800ac9e:	2000      	movs	r0, #0
 800aca0:	e773      	b.n	800ab8a <PDM_Filter_setConfig+0x36>
 800aca2:	2b06      	cmp	r3, #6
 800aca4:	d822      	bhi.n	800acec <PDM_Filter_setConfig+0x198>
 800aca6:	e8df f003 	tbb	[pc, r3]
 800acaa:	1316      	.short	0x1316
 800acac:	070a0d10 	.word	0x070a0d10
 800acb0:	04          	.byte	0x04
 800acb1:	00          	.byte	0x00
 800acb2:	4b19      	ldr	r3, [pc, #100]	; (800ad18 <PDM_Filter_setConfig+0x1c4>)
 800acb4:	64a3      	str	r3, [r4, #72]	; 0x48
 800acb6:	e7d1      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acb8:	4b18      	ldr	r3, [pc, #96]	; (800ad1c <PDM_Filter_setConfig+0x1c8>)
 800acba:	64a3      	str	r3, [r4, #72]	; 0x48
 800acbc:	e7ce      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acbe:	4b18      	ldr	r3, [pc, #96]	; (800ad20 <PDM_Filter_setConfig+0x1cc>)
 800acc0:	64a3      	str	r3, [r4, #72]	; 0x48
 800acc2:	e7cb      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acc4:	4b17      	ldr	r3, [pc, #92]	; (800ad24 <PDM_Filter_setConfig+0x1d0>)
 800acc6:	64a3      	str	r3, [r4, #72]	; 0x48
 800acc8:	e7c8      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acca:	4b17      	ldr	r3, [pc, #92]	; (800ad28 <PDM_Filter_setConfig+0x1d4>)
 800accc:	64a3      	str	r3, [r4, #72]	; 0x48
 800acce:	e7c5      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acd0:	4b16      	ldr	r3, [pc, #88]	; (800ad2c <PDM_Filter_setConfig+0x1d8>)
 800acd2:	64a3      	str	r3, [r4, #72]	; 0x48
 800acd4:	e7c2      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acd6:	4b16      	ldr	r3, [pc, #88]	; (800ad30 <PDM_Filter_setConfig+0x1dc>)
 800acd8:	64a3      	str	r3, [r4, #72]	; 0x48
 800acda:	e7bf      	b.n	800ac5c <PDM_Filter_setConfig+0x108>
 800acdc:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800ad34 <PDM_Filter_setConfig+0x1e0>
 800ace0:	eeb0 9a48 	vmov.f32	s18, s16
 800ace4:	e78e      	b.n	800ac04 <PDM_Filter_setConfig+0xb0>
 800ace6:	886b      	ldrh	r3, [r5, #2]
 800ace8:	8663      	strh	r3, [r4, #50]	; 0x32
 800acea:	e759      	b.n	800aba0 <PDM_Filter_setConfig+0x4c>
 800acec:	2000      	movs	r0, #0
 800acee:	e746      	b.n	800ab7e <PDM_Filter_setConfig+0x2a>
 800acf0:	b5e8b5cd 	.word	0xb5e8b5cd
 800acf4:	0800cc38 	.word	0x0800cc38
 800acf8:	42000000 	.word	0x42000000
 800acfc:	080090c1 	.word	0x080090c1
 800ad00:	08008fa1 	.word	0x08008fa1
 800ad04:	08009251 	.word	0x08009251
 800ad08:	08009a95 	.word	0x08009a95
 800ad0c:	080097f5 	.word	0x080097f5
 800ad10:	080095d5 	.word	0x080095d5
 800ad14:	080093e9 	.word	0x080093e9
 800ad18:	0800a0a1 	.word	0x0800a0a1
 800ad1c:	08009f69 	.word	0x08009f69
 800ad20:	08009e85 	.word	0x08009e85
 800ad24:	0800a71d 	.word	0x0800a71d
 800ad28:	0800a509 	.word	0x0800a509
 800ad2c:	0800a351 	.word	0x0800a351
 800ad30:	0800a1e5 	.word	0x0800a1e5
 800ad34:	00000000 	.word	0x00000000

0800ad38 <PDM_Filter>:
 800ad38:	b410      	push	{r4}
 800ad3a:	4b0c      	ldr	r3, [pc, #48]	; (800ad6c <PDM_Filter+0x34>)
 800ad3c:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800ad3e:	429c      	cmp	r4, r3
 800ad40:	d003      	beq.n	800ad4a <PDM_Filter+0x12>
 800ad42:	2004      	movs	r0, #4
 800ad44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad48:	4770      	bx	lr
 800ad4a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ad4c:	05dc      	lsls	r4, r3, #23
 800ad4e:	d407      	bmi.n	800ad60 <PDM_Filter+0x28>
 800ad50:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ad54:	bf14      	ite	ne
 800ad56:	2020      	movne	r0, #32
 800ad58:	2030      	moveq	r0, #48	; 0x30
 800ad5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad5e:	4770      	bx	lr
 800ad60:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800ad62:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad66:	320c      	adds	r2, #12
 800ad68:	4718      	bx	r3
 800ad6a:	bf00      	nop
 800ad6c:	b5e8b5cd 	.word	0xb5e8b5cd

0800ad70 <CRC_Lock>:
 800ad70:	4a17      	ldr	r2, [pc, #92]	; (800add0 <CRC_Lock+0x60>)
 800ad72:	6813      	ldr	r3, [r2, #0]
 800ad74:	b410      	push	{r4}
 800ad76:	f023 0301 	bic.w	r3, r3, #1
 800ad7a:	4c16      	ldr	r4, [pc, #88]	; (800add4 <CRC_Lock+0x64>)
 800ad7c:	6013      	str	r3, [r2, #0]
 800ad7e:	6823      	ldr	r3, [r4, #0]
 800ad80:	b933      	cbnz	r3, 800ad90 <CRC_Lock+0x20>
 800ad82:	4b15      	ldr	r3, [pc, #84]	; (800add8 <CRC_Lock+0x68>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ad8a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800ad8e:	d00f      	beq.n	800adb0 <CRC_Lock+0x40>
 800ad90:	4a12      	ldr	r2, [pc, #72]	; (800addc <CRC_Lock+0x6c>)
 800ad92:	2301      	movs	r3, #1
 800ad94:	6013      	str	r3, [r2, #0]
 800ad96:	6813      	ldr	r3, [r2, #0]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d1fc      	bne.n	800ad96 <CRC_Lock+0x26>
 800ad9c:	4b10      	ldr	r3, [pc, #64]	; (800ade0 <CRC_Lock+0x70>)
 800ad9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ada2:	6018      	str	r0, [r3, #0]
 800ada4:	6818      	ldr	r0, [r3, #0]
 800ada6:	1a08      	subs	r0, r1, r0
 800ada8:	fab0 f080 	clz	r0, r0
 800adac:	0940      	lsrs	r0, r0, #5
 800adae:	4770      	bx	lr
 800adb0:	4a0c      	ldr	r2, [pc, #48]	; (800ade4 <CRC_Lock+0x74>)
 800adb2:	2301      	movs	r3, #1
 800adb4:	6013      	str	r3, [r2, #0]
 800adb6:	6813      	ldr	r3, [r2, #0]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d1fc      	bne.n	800adb6 <CRC_Lock+0x46>
 800adbc:	4b0a      	ldr	r3, [pc, #40]	; (800ade8 <CRC_Lock+0x78>)
 800adbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adc2:	6018      	str	r0, [r3, #0]
 800adc4:	6818      	ldr	r0, [r3, #0]
 800adc6:	1a40      	subs	r0, r0, r1
 800adc8:	fab0 f080 	clz	r0, r0
 800adcc:	0940      	lsrs	r0, r0, #5
 800adce:	4770      	bx	lr
 800add0:	e0002000 	.word	0xe0002000
 800add4:	e0042000 	.word	0xe0042000
 800add8:	5c001000 	.word	0x5c001000
 800addc:	40023008 	.word	0x40023008
 800ade0:	40023000 	.word	0x40023000
 800ade4:	58024c08 	.word	0x58024c08
 800ade8:	58024c00 	.word	0x58024c00

0800adec <__errno>:
 800adec:	4b01      	ldr	r3, [pc, #4]	; (800adf4 <__errno+0x8>)
 800adee:	6818      	ldr	r0, [r3, #0]
 800adf0:	4770      	bx	lr
 800adf2:	bf00      	nop
 800adf4:	20000580 	.word	0x20000580

0800adf8 <__libc_init_array>:
 800adf8:	b570      	push	{r4, r5, r6, lr}
 800adfa:	4e0d      	ldr	r6, [pc, #52]	; (800ae30 <__libc_init_array+0x38>)
 800adfc:	4c0d      	ldr	r4, [pc, #52]	; (800ae34 <__libc_init_array+0x3c>)
 800adfe:	1ba4      	subs	r4, r4, r6
 800ae00:	10a4      	asrs	r4, r4, #2
 800ae02:	2500      	movs	r5, #0
 800ae04:	42a5      	cmp	r5, r4
 800ae06:	d109      	bne.n	800ae1c <__libc_init_array+0x24>
 800ae08:	4e0b      	ldr	r6, [pc, #44]	; (800ae38 <__libc_init_array+0x40>)
 800ae0a:	4c0c      	ldr	r4, [pc, #48]	; (800ae3c <__libc_init_array+0x44>)
 800ae0c:	f001 fe4c 	bl	800caa8 <_init>
 800ae10:	1ba4      	subs	r4, r4, r6
 800ae12:	10a4      	asrs	r4, r4, #2
 800ae14:	2500      	movs	r5, #0
 800ae16:	42a5      	cmp	r5, r4
 800ae18:	d105      	bne.n	800ae26 <__libc_init_array+0x2e>
 800ae1a:	bd70      	pop	{r4, r5, r6, pc}
 800ae1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae20:	4798      	blx	r3
 800ae22:	3501      	adds	r5, #1
 800ae24:	e7ee      	b.n	800ae04 <__libc_init_array+0xc>
 800ae26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae2a:	4798      	blx	r3
 800ae2c:	3501      	adds	r5, #1
 800ae2e:	e7f2      	b.n	800ae16 <__libc_init_array+0x1e>
 800ae30:	0800ce7c 	.word	0x0800ce7c
 800ae34:	0800ce7c 	.word	0x0800ce7c
 800ae38:	0800ce7c 	.word	0x0800ce7c
 800ae3c:	0800ce80 	.word	0x0800ce80

0800ae40 <malloc>:
 800ae40:	4b02      	ldr	r3, [pc, #8]	; (800ae4c <malloc+0xc>)
 800ae42:	4601      	mov	r1, r0
 800ae44:	6818      	ldr	r0, [r3, #0]
 800ae46:	f000 b86d 	b.w	800af24 <_malloc_r>
 800ae4a:	bf00      	nop
 800ae4c:	20000580 	.word	0x20000580

0800ae50 <free>:
 800ae50:	4b02      	ldr	r3, [pc, #8]	; (800ae5c <free+0xc>)
 800ae52:	4601      	mov	r1, r0
 800ae54:	6818      	ldr	r0, [r3, #0]
 800ae56:	f000 b817 	b.w	800ae88 <_free_r>
 800ae5a:	bf00      	nop
 800ae5c:	20000580 	.word	0x20000580

0800ae60 <memcpy>:
 800ae60:	b510      	push	{r4, lr}
 800ae62:	1e43      	subs	r3, r0, #1
 800ae64:	440a      	add	r2, r1
 800ae66:	4291      	cmp	r1, r2
 800ae68:	d100      	bne.n	800ae6c <memcpy+0xc>
 800ae6a:	bd10      	pop	{r4, pc}
 800ae6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae70:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae74:	e7f7      	b.n	800ae66 <memcpy+0x6>

0800ae76 <memset>:
 800ae76:	4402      	add	r2, r0
 800ae78:	4603      	mov	r3, r0
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d100      	bne.n	800ae80 <memset+0xa>
 800ae7e:	4770      	bx	lr
 800ae80:	f803 1b01 	strb.w	r1, [r3], #1
 800ae84:	e7f9      	b.n	800ae7a <memset+0x4>
	...

0800ae88 <_free_r>:
 800ae88:	b538      	push	{r3, r4, r5, lr}
 800ae8a:	4605      	mov	r5, r0
 800ae8c:	2900      	cmp	r1, #0
 800ae8e:	d045      	beq.n	800af1c <_free_r+0x94>
 800ae90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae94:	1f0c      	subs	r4, r1, #4
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	bfb8      	it	lt
 800ae9a:	18e4      	addlt	r4, r4, r3
 800ae9c:	f000 f8fa 	bl	800b094 <__malloc_lock>
 800aea0:	4a1f      	ldr	r2, [pc, #124]	; (800af20 <_free_r+0x98>)
 800aea2:	6813      	ldr	r3, [r2, #0]
 800aea4:	4610      	mov	r0, r2
 800aea6:	b933      	cbnz	r3, 800aeb6 <_free_r+0x2e>
 800aea8:	6063      	str	r3, [r4, #4]
 800aeaa:	6014      	str	r4, [r2, #0]
 800aeac:	4628      	mov	r0, r5
 800aeae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aeb2:	f000 b8f0 	b.w	800b096 <__malloc_unlock>
 800aeb6:	42a3      	cmp	r3, r4
 800aeb8:	d90c      	bls.n	800aed4 <_free_r+0x4c>
 800aeba:	6821      	ldr	r1, [r4, #0]
 800aebc:	1862      	adds	r2, r4, r1
 800aebe:	4293      	cmp	r3, r2
 800aec0:	bf04      	itt	eq
 800aec2:	681a      	ldreq	r2, [r3, #0]
 800aec4:	685b      	ldreq	r3, [r3, #4]
 800aec6:	6063      	str	r3, [r4, #4]
 800aec8:	bf04      	itt	eq
 800aeca:	1852      	addeq	r2, r2, r1
 800aecc:	6022      	streq	r2, [r4, #0]
 800aece:	6004      	str	r4, [r0, #0]
 800aed0:	e7ec      	b.n	800aeac <_free_r+0x24>
 800aed2:	4613      	mov	r3, r2
 800aed4:	685a      	ldr	r2, [r3, #4]
 800aed6:	b10a      	cbz	r2, 800aedc <_free_r+0x54>
 800aed8:	42a2      	cmp	r2, r4
 800aeda:	d9fa      	bls.n	800aed2 <_free_r+0x4a>
 800aedc:	6819      	ldr	r1, [r3, #0]
 800aede:	1858      	adds	r0, r3, r1
 800aee0:	42a0      	cmp	r0, r4
 800aee2:	d10b      	bne.n	800aefc <_free_r+0x74>
 800aee4:	6820      	ldr	r0, [r4, #0]
 800aee6:	4401      	add	r1, r0
 800aee8:	1858      	adds	r0, r3, r1
 800aeea:	4282      	cmp	r2, r0
 800aeec:	6019      	str	r1, [r3, #0]
 800aeee:	d1dd      	bne.n	800aeac <_free_r+0x24>
 800aef0:	6810      	ldr	r0, [r2, #0]
 800aef2:	6852      	ldr	r2, [r2, #4]
 800aef4:	605a      	str	r2, [r3, #4]
 800aef6:	4401      	add	r1, r0
 800aef8:	6019      	str	r1, [r3, #0]
 800aefa:	e7d7      	b.n	800aeac <_free_r+0x24>
 800aefc:	d902      	bls.n	800af04 <_free_r+0x7c>
 800aefe:	230c      	movs	r3, #12
 800af00:	602b      	str	r3, [r5, #0]
 800af02:	e7d3      	b.n	800aeac <_free_r+0x24>
 800af04:	6820      	ldr	r0, [r4, #0]
 800af06:	1821      	adds	r1, r4, r0
 800af08:	428a      	cmp	r2, r1
 800af0a:	bf04      	itt	eq
 800af0c:	6811      	ldreq	r1, [r2, #0]
 800af0e:	6852      	ldreq	r2, [r2, #4]
 800af10:	6062      	str	r2, [r4, #4]
 800af12:	bf04      	itt	eq
 800af14:	1809      	addeq	r1, r1, r0
 800af16:	6021      	streq	r1, [r4, #0]
 800af18:	605c      	str	r4, [r3, #4]
 800af1a:	e7c7      	b.n	800aeac <_free_r+0x24>
 800af1c:	bd38      	pop	{r3, r4, r5, pc}
 800af1e:	bf00      	nop
 800af20:	20000804 	.word	0x20000804

0800af24 <_malloc_r>:
 800af24:	b570      	push	{r4, r5, r6, lr}
 800af26:	1ccd      	adds	r5, r1, #3
 800af28:	f025 0503 	bic.w	r5, r5, #3
 800af2c:	3508      	adds	r5, #8
 800af2e:	2d0c      	cmp	r5, #12
 800af30:	bf38      	it	cc
 800af32:	250c      	movcc	r5, #12
 800af34:	2d00      	cmp	r5, #0
 800af36:	4606      	mov	r6, r0
 800af38:	db01      	blt.n	800af3e <_malloc_r+0x1a>
 800af3a:	42a9      	cmp	r1, r5
 800af3c:	d903      	bls.n	800af46 <_malloc_r+0x22>
 800af3e:	230c      	movs	r3, #12
 800af40:	6033      	str	r3, [r6, #0]
 800af42:	2000      	movs	r0, #0
 800af44:	bd70      	pop	{r4, r5, r6, pc}
 800af46:	f000 f8a5 	bl	800b094 <__malloc_lock>
 800af4a:	4a21      	ldr	r2, [pc, #132]	; (800afd0 <_malloc_r+0xac>)
 800af4c:	6814      	ldr	r4, [r2, #0]
 800af4e:	4621      	mov	r1, r4
 800af50:	b991      	cbnz	r1, 800af78 <_malloc_r+0x54>
 800af52:	4c20      	ldr	r4, [pc, #128]	; (800afd4 <_malloc_r+0xb0>)
 800af54:	6823      	ldr	r3, [r4, #0]
 800af56:	b91b      	cbnz	r3, 800af60 <_malloc_r+0x3c>
 800af58:	4630      	mov	r0, r6
 800af5a:	f000 f83d 	bl	800afd8 <_sbrk_r>
 800af5e:	6020      	str	r0, [r4, #0]
 800af60:	4629      	mov	r1, r5
 800af62:	4630      	mov	r0, r6
 800af64:	f000 f838 	bl	800afd8 <_sbrk_r>
 800af68:	1c43      	adds	r3, r0, #1
 800af6a:	d124      	bne.n	800afb6 <_malloc_r+0x92>
 800af6c:	230c      	movs	r3, #12
 800af6e:	6033      	str	r3, [r6, #0]
 800af70:	4630      	mov	r0, r6
 800af72:	f000 f890 	bl	800b096 <__malloc_unlock>
 800af76:	e7e4      	b.n	800af42 <_malloc_r+0x1e>
 800af78:	680b      	ldr	r3, [r1, #0]
 800af7a:	1b5b      	subs	r3, r3, r5
 800af7c:	d418      	bmi.n	800afb0 <_malloc_r+0x8c>
 800af7e:	2b0b      	cmp	r3, #11
 800af80:	d90f      	bls.n	800afa2 <_malloc_r+0x7e>
 800af82:	600b      	str	r3, [r1, #0]
 800af84:	50cd      	str	r5, [r1, r3]
 800af86:	18cc      	adds	r4, r1, r3
 800af88:	4630      	mov	r0, r6
 800af8a:	f000 f884 	bl	800b096 <__malloc_unlock>
 800af8e:	f104 000b 	add.w	r0, r4, #11
 800af92:	1d23      	adds	r3, r4, #4
 800af94:	f020 0007 	bic.w	r0, r0, #7
 800af98:	1ac3      	subs	r3, r0, r3
 800af9a:	d0d3      	beq.n	800af44 <_malloc_r+0x20>
 800af9c:	425a      	negs	r2, r3
 800af9e:	50e2      	str	r2, [r4, r3]
 800afa0:	e7d0      	b.n	800af44 <_malloc_r+0x20>
 800afa2:	428c      	cmp	r4, r1
 800afa4:	684b      	ldr	r3, [r1, #4]
 800afa6:	bf16      	itet	ne
 800afa8:	6063      	strne	r3, [r4, #4]
 800afaa:	6013      	streq	r3, [r2, #0]
 800afac:	460c      	movne	r4, r1
 800afae:	e7eb      	b.n	800af88 <_malloc_r+0x64>
 800afb0:	460c      	mov	r4, r1
 800afb2:	6849      	ldr	r1, [r1, #4]
 800afb4:	e7cc      	b.n	800af50 <_malloc_r+0x2c>
 800afb6:	1cc4      	adds	r4, r0, #3
 800afb8:	f024 0403 	bic.w	r4, r4, #3
 800afbc:	42a0      	cmp	r0, r4
 800afbe:	d005      	beq.n	800afcc <_malloc_r+0xa8>
 800afc0:	1a21      	subs	r1, r4, r0
 800afc2:	4630      	mov	r0, r6
 800afc4:	f000 f808 	bl	800afd8 <_sbrk_r>
 800afc8:	3001      	adds	r0, #1
 800afca:	d0cf      	beq.n	800af6c <_malloc_r+0x48>
 800afcc:	6025      	str	r5, [r4, #0]
 800afce:	e7db      	b.n	800af88 <_malloc_r+0x64>
 800afd0:	20000804 	.word	0x20000804
 800afd4:	20000808 	.word	0x20000808

0800afd8 <_sbrk_r>:
 800afd8:	b538      	push	{r3, r4, r5, lr}
 800afda:	4c06      	ldr	r4, [pc, #24]	; (800aff4 <_sbrk_r+0x1c>)
 800afdc:	2300      	movs	r3, #0
 800afde:	4605      	mov	r5, r0
 800afe0:	4608      	mov	r0, r1
 800afe2:	6023      	str	r3, [r4, #0]
 800afe4:	f7f6 fac6 	bl	8001574 <_sbrk>
 800afe8:	1c43      	adds	r3, r0, #1
 800afea:	d102      	bne.n	800aff2 <_sbrk_r+0x1a>
 800afec:	6823      	ldr	r3, [r4, #0]
 800afee:	b103      	cbz	r3, 800aff2 <_sbrk_r+0x1a>
 800aff0:	602b      	str	r3, [r5, #0]
 800aff2:	bd38      	pop	{r3, r4, r5, pc}
 800aff4:	200093f4 	.word	0x200093f4

0800aff8 <_vsiprintf_r>:
 800aff8:	b500      	push	{lr}
 800affa:	b09b      	sub	sp, #108	; 0x6c
 800affc:	9100      	str	r1, [sp, #0]
 800affe:	9104      	str	r1, [sp, #16]
 800b000:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b004:	9105      	str	r1, [sp, #20]
 800b006:	9102      	str	r1, [sp, #8]
 800b008:	4905      	ldr	r1, [pc, #20]	; (800b020 <_vsiprintf_r+0x28>)
 800b00a:	9103      	str	r1, [sp, #12]
 800b00c:	4669      	mov	r1, sp
 800b00e:	f000 f89d 	bl	800b14c <_svfiprintf_r>
 800b012:	9b00      	ldr	r3, [sp, #0]
 800b014:	2200      	movs	r2, #0
 800b016:	701a      	strb	r2, [r3, #0]
 800b018:	b01b      	add	sp, #108	; 0x6c
 800b01a:	f85d fb04 	ldr.w	pc, [sp], #4
 800b01e:	bf00      	nop
 800b020:	ffff0208 	.word	0xffff0208

0800b024 <vsiprintf>:
 800b024:	4613      	mov	r3, r2
 800b026:	460a      	mov	r2, r1
 800b028:	4601      	mov	r1, r0
 800b02a:	4802      	ldr	r0, [pc, #8]	; (800b034 <vsiprintf+0x10>)
 800b02c:	6800      	ldr	r0, [r0, #0]
 800b02e:	f7ff bfe3 	b.w	800aff8 <_vsiprintf_r>
 800b032:	bf00      	nop
 800b034:	20000580 	.word	0x20000580

0800b038 <_vsiscanf_r>:
 800b038:	b570      	push	{r4, r5, r6, lr}
 800b03a:	b09a      	sub	sp, #104	; 0x68
 800b03c:	4604      	mov	r4, r0
 800b03e:	461e      	mov	r6, r3
 800b040:	4608      	mov	r0, r1
 800b042:	f44f 7301 	mov.w	r3, #516	; 0x204
 800b046:	4615      	mov	r5, r2
 800b048:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b04c:	9100      	str	r1, [sp, #0]
 800b04e:	9104      	str	r1, [sp, #16]
 800b050:	f7f5 f8c8 	bl	80001e4 <strlen>
 800b054:	4b09      	ldr	r3, [pc, #36]	; (800b07c <_vsiscanf_r+0x44>)
 800b056:	9309      	str	r3, [sp, #36]	; 0x24
 800b058:	2100      	movs	r1, #0
 800b05a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b05e:	9001      	str	r0, [sp, #4]
 800b060:	9005      	str	r0, [sp, #20]
 800b062:	910d      	str	r1, [sp, #52]	; 0x34
 800b064:	9112      	str	r1, [sp, #72]	; 0x48
 800b066:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b06a:	462a      	mov	r2, r5
 800b06c:	4633      	mov	r3, r6
 800b06e:	4669      	mov	r1, sp
 800b070:	4620      	mov	r0, r4
 800b072:	f000 f9bd 	bl	800b3f0 <__ssvfiscanf_r>
 800b076:	b01a      	add	sp, #104	; 0x68
 800b078:	bd70      	pop	{r4, r5, r6, pc}
 800b07a:	bf00      	nop
 800b07c:	0800bcb5 	.word	0x0800bcb5

0800b080 <vsiscanf>:
 800b080:	4613      	mov	r3, r2
 800b082:	460a      	mov	r2, r1
 800b084:	4601      	mov	r1, r0
 800b086:	4802      	ldr	r0, [pc, #8]	; (800b090 <vsiscanf+0x10>)
 800b088:	6800      	ldr	r0, [r0, #0]
 800b08a:	f7ff bfd5 	b.w	800b038 <_vsiscanf_r>
 800b08e:	bf00      	nop
 800b090:	20000580 	.word	0x20000580

0800b094 <__malloc_lock>:
 800b094:	4770      	bx	lr

0800b096 <__malloc_unlock>:
 800b096:	4770      	bx	lr

0800b098 <__ssputs_r>:
 800b098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b09c:	688e      	ldr	r6, [r1, #8]
 800b09e:	429e      	cmp	r6, r3
 800b0a0:	4682      	mov	sl, r0
 800b0a2:	460c      	mov	r4, r1
 800b0a4:	4690      	mov	r8, r2
 800b0a6:	4699      	mov	r9, r3
 800b0a8:	d837      	bhi.n	800b11a <__ssputs_r+0x82>
 800b0aa:	898a      	ldrh	r2, [r1, #12]
 800b0ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0b0:	d031      	beq.n	800b116 <__ssputs_r+0x7e>
 800b0b2:	6825      	ldr	r5, [r4, #0]
 800b0b4:	6909      	ldr	r1, [r1, #16]
 800b0b6:	1a6f      	subs	r7, r5, r1
 800b0b8:	6965      	ldr	r5, [r4, #20]
 800b0ba:	2302      	movs	r3, #2
 800b0bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0c0:	fb95 f5f3 	sdiv	r5, r5, r3
 800b0c4:	f109 0301 	add.w	r3, r9, #1
 800b0c8:	443b      	add	r3, r7
 800b0ca:	429d      	cmp	r5, r3
 800b0cc:	bf38      	it	cc
 800b0ce:	461d      	movcc	r5, r3
 800b0d0:	0553      	lsls	r3, r2, #21
 800b0d2:	d530      	bpl.n	800b136 <__ssputs_r+0x9e>
 800b0d4:	4629      	mov	r1, r5
 800b0d6:	f7ff ff25 	bl	800af24 <_malloc_r>
 800b0da:	4606      	mov	r6, r0
 800b0dc:	b950      	cbnz	r0, 800b0f4 <__ssputs_r+0x5c>
 800b0de:	230c      	movs	r3, #12
 800b0e0:	f8ca 3000 	str.w	r3, [sl]
 800b0e4:	89a3      	ldrh	r3, [r4, #12]
 800b0e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0ea:	81a3      	strh	r3, [r4, #12]
 800b0ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0f4:	463a      	mov	r2, r7
 800b0f6:	6921      	ldr	r1, [r4, #16]
 800b0f8:	f7ff feb2 	bl	800ae60 <memcpy>
 800b0fc:	89a3      	ldrh	r3, [r4, #12]
 800b0fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b106:	81a3      	strh	r3, [r4, #12]
 800b108:	6126      	str	r6, [r4, #16]
 800b10a:	6165      	str	r5, [r4, #20]
 800b10c:	443e      	add	r6, r7
 800b10e:	1bed      	subs	r5, r5, r7
 800b110:	6026      	str	r6, [r4, #0]
 800b112:	60a5      	str	r5, [r4, #8]
 800b114:	464e      	mov	r6, r9
 800b116:	454e      	cmp	r6, r9
 800b118:	d900      	bls.n	800b11c <__ssputs_r+0x84>
 800b11a:	464e      	mov	r6, r9
 800b11c:	4632      	mov	r2, r6
 800b11e:	4641      	mov	r1, r8
 800b120:	6820      	ldr	r0, [r4, #0]
 800b122:	f000 ff41 	bl	800bfa8 <memmove>
 800b126:	68a3      	ldr	r3, [r4, #8]
 800b128:	1b9b      	subs	r3, r3, r6
 800b12a:	60a3      	str	r3, [r4, #8]
 800b12c:	6823      	ldr	r3, [r4, #0]
 800b12e:	441e      	add	r6, r3
 800b130:	6026      	str	r6, [r4, #0]
 800b132:	2000      	movs	r0, #0
 800b134:	e7dc      	b.n	800b0f0 <__ssputs_r+0x58>
 800b136:	462a      	mov	r2, r5
 800b138:	f000 ff4f 	bl	800bfda <_realloc_r>
 800b13c:	4606      	mov	r6, r0
 800b13e:	2800      	cmp	r0, #0
 800b140:	d1e2      	bne.n	800b108 <__ssputs_r+0x70>
 800b142:	6921      	ldr	r1, [r4, #16]
 800b144:	4650      	mov	r0, sl
 800b146:	f7ff fe9f 	bl	800ae88 <_free_r>
 800b14a:	e7c8      	b.n	800b0de <__ssputs_r+0x46>

0800b14c <_svfiprintf_r>:
 800b14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b150:	461d      	mov	r5, r3
 800b152:	898b      	ldrh	r3, [r1, #12]
 800b154:	061f      	lsls	r7, r3, #24
 800b156:	b09d      	sub	sp, #116	; 0x74
 800b158:	4680      	mov	r8, r0
 800b15a:	460c      	mov	r4, r1
 800b15c:	4616      	mov	r6, r2
 800b15e:	d50f      	bpl.n	800b180 <_svfiprintf_r+0x34>
 800b160:	690b      	ldr	r3, [r1, #16]
 800b162:	b96b      	cbnz	r3, 800b180 <_svfiprintf_r+0x34>
 800b164:	2140      	movs	r1, #64	; 0x40
 800b166:	f7ff fedd 	bl	800af24 <_malloc_r>
 800b16a:	6020      	str	r0, [r4, #0]
 800b16c:	6120      	str	r0, [r4, #16]
 800b16e:	b928      	cbnz	r0, 800b17c <_svfiprintf_r+0x30>
 800b170:	230c      	movs	r3, #12
 800b172:	f8c8 3000 	str.w	r3, [r8]
 800b176:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b17a:	e0c8      	b.n	800b30e <_svfiprintf_r+0x1c2>
 800b17c:	2340      	movs	r3, #64	; 0x40
 800b17e:	6163      	str	r3, [r4, #20]
 800b180:	2300      	movs	r3, #0
 800b182:	9309      	str	r3, [sp, #36]	; 0x24
 800b184:	2320      	movs	r3, #32
 800b186:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b18a:	2330      	movs	r3, #48	; 0x30
 800b18c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b190:	9503      	str	r5, [sp, #12]
 800b192:	f04f 0b01 	mov.w	fp, #1
 800b196:	4637      	mov	r7, r6
 800b198:	463d      	mov	r5, r7
 800b19a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b19e:	b10b      	cbz	r3, 800b1a4 <_svfiprintf_r+0x58>
 800b1a0:	2b25      	cmp	r3, #37	; 0x25
 800b1a2:	d13e      	bne.n	800b222 <_svfiprintf_r+0xd6>
 800b1a4:	ebb7 0a06 	subs.w	sl, r7, r6
 800b1a8:	d00b      	beq.n	800b1c2 <_svfiprintf_r+0x76>
 800b1aa:	4653      	mov	r3, sl
 800b1ac:	4632      	mov	r2, r6
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	4640      	mov	r0, r8
 800b1b2:	f7ff ff71 	bl	800b098 <__ssputs_r>
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	f000 80a4 	beq.w	800b304 <_svfiprintf_r+0x1b8>
 800b1bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1be:	4453      	add	r3, sl
 800b1c0:	9309      	str	r3, [sp, #36]	; 0x24
 800b1c2:	783b      	ldrb	r3, [r7, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	f000 809d 	beq.w	800b304 <_svfiprintf_r+0x1b8>
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1d4:	9304      	str	r3, [sp, #16]
 800b1d6:	9307      	str	r3, [sp, #28]
 800b1d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1dc:	931a      	str	r3, [sp, #104]	; 0x68
 800b1de:	462f      	mov	r7, r5
 800b1e0:	2205      	movs	r2, #5
 800b1e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b1e6:	4850      	ldr	r0, [pc, #320]	; (800b328 <_svfiprintf_r+0x1dc>)
 800b1e8:	f7f5 f80a 	bl	8000200 <memchr>
 800b1ec:	9b04      	ldr	r3, [sp, #16]
 800b1ee:	b9d0      	cbnz	r0, 800b226 <_svfiprintf_r+0xda>
 800b1f0:	06d9      	lsls	r1, r3, #27
 800b1f2:	bf44      	itt	mi
 800b1f4:	2220      	movmi	r2, #32
 800b1f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b1fa:	071a      	lsls	r2, r3, #28
 800b1fc:	bf44      	itt	mi
 800b1fe:	222b      	movmi	r2, #43	; 0x2b
 800b200:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b204:	782a      	ldrb	r2, [r5, #0]
 800b206:	2a2a      	cmp	r2, #42	; 0x2a
 800b208:	d015      	beq.n	800b236 <_svfiprintf_r+0xea>
 800b20a:	9a07      	ldr	r2, [sp, #28]
 800b20c:	462f      	mov	r7, r5
 800b20e:	2000      	movs	r0, #0
 800b210:	250a      	movs	r5, #10
 800b212:	4639      	mov	r1, r7
 800b214:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b218:	3b30      	subs	r3, #48	; 0x30
 800b21a:	2b09      	cmp	r3, #9
 800b21c:	d94d      	bls.n	800b2ba <_svfiprintf_r+0x16e>
 800b21e:	b1b8      	cbz	r0, 800b250 <_svfiprintf_r+0x104>
 800b220:	e00f      	b.n	800b242 <_svfiprintf_r+0xf6>
 800b222:	462f      	mov	r7, r5
 800b224:	e7b8      	b.n	800b198 <_svfiprintf_r+0x4c>
 800b226:	4a40      	ldr	r2, [pc, #256]	; (800b328 <_svfiprintf_r+0x1dc>)
 800b228:	1a80      	subs	r0, r0, r2
 800b22a:	fa0b f000 	lsl.w	r0, fp, r0
 800b22e:	4318      	orrs	r0, r3
 800b230:	9004      	str	r0, [sp, #16]
 800b232:	463d      	mov	r5, r7
 800b234:	e7d3      	b.n	800b1de <_svfiprintf_r+0x92>
 800b236:	9a03      	ldr	r2, [sp, #12]
 800b238:	1d11      	adds	r1, r2, #4
 800b23a:	6812      	ldr	r2, [r2, #0]
 800b23c:	9103      	str	r1, [sp, #12]
 800b23e:	2a00      	cmp	r2, #0
 800b240:	db01      	blt.n	800b246 <_svfiprintf_r+0xfa>
 800b242:	9207      	str	r2, [sp, #28]
 800b244:	e004      	b.n	800b250 <_svfiprintf_r+0x104>
 800b246:	4252      	negs	r2, r2
 800b248:	f043 0302 	orr.w	r3, r3, #2
 800b24c:	9207      	str	r2, [sp, #28]
 800b24e:	9304      	str	r3, [sp, #16]
 800b250:	783b      	ldrb	r3, [r7, #0]
 800b252:	2b2e      	cmp	r3, #46	; 0x2e
 800b254:	d10c      	bne.n	800b270 <_svfiprintf_r+0x124>
 800b256:	787b      	ldrb	r3, [r7, #1]
 800b258:	2b2a      	cmp	r3, #42	; 0x2a
 800b25a:	d133      	bne.n	800b2c4 <_svfiprintf_r+0x178>
 800b25c:	9b03      	ldr	r3, [sp, #12]
 800b25e:	1d1a      	adds	r2, r3, #4
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	9203      	str	r2, [sp, #12]
 800b264:	2b00      	cmp	r3, #0
 800b266:	bfb8      	it	lt
 800b268:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b26c:	3702      	adds	r7, #2
 800b26e:	9305      	str	r3, [sp, #20]
 800b270:	4d2e      	ldr	r5, [pc, #184]	; (800b32c <_svfiprintf_r+0x1e0>)
 800b272:	7839      	ldrb	r1, [r7, #0]
 800b274:	2203      	movs	r2, #3
 800b276:	4628      	mov	r0, r5
 800b278:	f7f4 ffc2 	bl	8000200 <memchr>
 800b27c:	b138      	cbz	r0, 800b28e <_svfiprintf_r+0x142>
 800b27e:	2340      	movs	r3, #64	; 0x40
 800b280:	1b40      	subs	r0, r0, r5
 800b282:	fa03 f000 	lsl.w	r0, r3, r0
 800b286:	9b04      	ldr	r3, [sp, #16]
 800b288:	4303      	orrs	r3, r0
 800b28a:	3701      	adds	r7, #1
 800b28c:	9304      	str	r3, [sp, #16]
 800b28e:	7839      	ldrb	r1, [r7, #0]
 800b290:	4827      	ldr	r0, [pc, #156]	; (800b330 <_svfiprintf_r+0x1e4>)
 800b292:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b296:	2206      	movs	r2, #6
 800b298:	1c7e      	adds	r6, r7, #1
 800b29a:	f7f4 ffb1 	bl	8000200 <memchr>
 800b29e:	2800      	cmp	r0, #0
 800b2a0:	d038      	beq.n	800b314 <_svfiprintf_r+0x1c8>
 800b2a2:	4b24      	ldr	r3, [pc, #144]	; (800b334 <_svfiprintf_r+0x1e8>)
 800b2a4:	bb13      	cbnz	r3, 800b2ec <_svfiprintf_r+0x1a0>
 800b2a6:	9b03      	ldr	r3, [sp, #12]
 800b2a8:	3307      	adds	r3, #7
 800b2aa:	f023 0307 	bic.w	r3, r3, #7
 800b2ae:	3308      	adds	r3, #8
 800b2b0:	9303      	str	r3, [sp, #12]
 800b2b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2b4:	444b      	add	r3, r9
 800b2b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b2b8:	e76d      	b.n	800b196 <_svfiprintf_r+0x4a>
 800b2ba:	fb05 3202 	mla	r2, r5, r2, r3
 800b2be:	2001      	movs	r0, #1
 800b2c0:	460f      	mov	r7, r1
 800b2c2:	e7a6      	b.n	800b212 <_svfiprintf_r+0xc6>
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	3701      	adds	r7, #1
 800b2c8:	9305      	str	r3, [sp, #20]
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	250a      	movs	r5, #10
 800b2ce:	4638      	mov	r0, r7
 800b2d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2d4:	3a30      	subs	r2, #48	; 0x30
 800b2d6:	2a09      	cmp	r2, #9
 800b2d8:	d903      	bls.n	800b2e2 <_svfiprintf_r+0x196>
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d0c8      	beq.n	800b270 <_svfiprintf_r+0x124>
 800b2de:	9105      	str	r1, [sp, #20]
 800b2e0:	e7c6      	b.n	800b270 <_svfiprintf_r+0x124>
 800b2e2:	fb05 2101 	mla	r1, r5, r1, r2
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	4607      	mov	r7, r0
 800b2ea:	e7f0      	b.n	800b2ce <_svfiprintf_r+0x182>
 800b2ec:	ab03      	add	r3, sp, #12
 800b2ee:	9300      	str	r3, [sp, #0]
 800b2f0:	4622      	mov	r2, r4
 800b2f2:	4b11      	ldr	r3, [pc, #68]	; (800b338 <_svfiprintf_r+0x1ec>)
 800b2f4:	a904      	add	r1, sp, #16
 800b2f6:	4640      	mov	r0, r8
 800b2f8:	f3af 8000 	nop.w
 800b2fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b300:	4681      	mov	r9, r0
 800b302:	d1d6      	bne.n	800b2b2 <_svfiprintf_r+0x166>
 800b304:	89a3      	ldrh	r3, [r4, #12]
 800b306:	065b      	lsls	r3, r3, #25
 800b308:	f53f af35 	bmi.w	800b176 <_svfiprintf_r+0x2a>
 800b30c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b30e:	b01d      	add	sp, #116	; 0x74
 800b310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b314:	ab03      	add	r3, sp, #12
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	4622      	mov	r2, r4
 800b31a:	4b07      	ldr	r3, [pc, #28]	; (800b338 <_svfiprintf_r+0x1ec>)
 800b31c:	a904      	add	r1, sp, #16
 800b31e:	4640      	mov	r0, r8
 800b320:	f000 fa2c 	bl	800b77c <_printf_i>
 800b324:	e7ea      	b.n	800b2fc <_svfiprintf_r+0x1b0>
 800b326:	bf00      	nop
 800b328:	0800cc94 	.word	0x0800cc94
 800b32c:	0800cc9a 	.word	0x0800cc9a
 800b330:	0800cc9e 	.word	0x0800cc9e
 800b334:	00000000 	.word	0x00000000
 800b338:	0800b099 	.word	0x0800b099

0800b33c <_sungetc_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	1c4b      	adds	r3, r1, #1
 800b340:	4614      	mov	r4, r2
 800b342:	d103      	bne.n	800b34c <_sungetc_r+0x10>
 800b344:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b348:	4628      	mov	r0, r5
 800b34a:	bd38      	pop	{r3, r4, r5, pc}
 800b34c:	8993      	ldrh	r3, [r2, #12]
 800b34e:	f023 0320 	bic.w	r3, r3, #32
 800b352:	8193      	strh	r3, [r2, #12]
 800b354:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b356:	6852      	ldr	r2, [r2, #4]
 800b358:	b2cd      	uxtb	r5, r1
 800b35a:	b18b      	cbz	r3, 800b380 <_sungetc_r+0x44>
 800b35c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b35e:	4293      	cmp	r3, r2
 800b360:	dd08      	ble.n	800b374 <_sungetc_r+0x38>
 800b362:	6823      	ldr	r3, [r4, #0]
 800b364:	1e5a      	subs	r2, r3, #1
 800b366:	6022      	str	r2, [r4, #0]
 800b368:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b36c:	6863      	ldr	r3, [r4, #4]
 800b36e:	3301      	adds	r3, #1
 800b370:	6063      	str	r3, [r4, #4]
 800b372:	e7e9      	b.n	800b348 <_sungetc_r+0xc>
 800b374:	4621      	mov	r1, r4
 800b376:	f000 fdb9 	bl	800beec <__submore>
 800b37a:	2800      	cmp	r0, #0
 800b37c:	d0f1      	beq.n	800b362 <_sungetc_r+0x26>
 800b37e:	e7e1      	b.n	800b344 <_sungetc_r+0x8>
 800b380:	6921      	ldr	r1, [r4, #16]
 800b382:	6823      	ldr	r3, [r4, #0]
 800b384:	b151      	cbz	r1, 800b39c <_sungetc_r+0x60>
 800b386:	4299      	cmp	r1, r3
 800b388:	d208      	bcs.n	800b39c <_sungetc_r+0x60>
 800b38a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b38e:	42a9      	cmp	r1, r5
 800b390:	d104      	bne.n	800b39c <_sungetc_r+0x60>
 800b392:	3b01      	subs	r3, #1
 800b394:	3201      	adds	r2, #1
 800b396:	6023      	str	r3, [r4, #0]
 800b398:	6062      	str	r2, [r4, #4]
 800b39a:	e7d5      	b.n	800b348 <_sungetc_r+0xc>
 800b39c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b3a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3a4:	6363      	str	r3, [r4, #52]	; 0x34
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	63a3      	str	r3, [r4, #56]	; 0x38
 800b3aa:	4623      	mov	r3, r4
 800b3ac:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b3b0:	6023      	str	r3, [r4, #0]
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e7dc      	b.n	800b370 <_sungetc_r+0x34>

0800b3b6 <__ssrefill_r>:
 800b3b6:	b510      	push	{r4, lr}
 800b3b8:	460c      	mov	r4, r1
 800b3ba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b3bc:	b169      	cbz	r1, 800b3da <__ssrefill_r+0x24>
 800b3be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3c2:	4299      	cmp	r1, r3
 800b3c4:	d001      	beq.n	800b3ca <__ssrefill_r+0x14>
 800b3c6:	f7ff fd5f 	bl	800ae88 <_free_r>
 800b3ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b3cc:	6063      	str	r3, [r4, #4]
 800b3ce:	2000      	movs	r0, #0
 800b3d0:	6360      	str	r0, [r4, #52]	; 0x34
 800b3d2:	b113      	cbz	r3, 800b3da <__ssrefill_r+0x24>
 800b3d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b3d6:	6023      	str	r3, [r4, #0]
 800b3d8:	bd10      	pop	{r4, pc}
 800b3da:	6923      	ldr	r3, [r4, #16]
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	2300      	movs	r3, #0
 800b3e0:	6063      	str	r3, [r4, #4]
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f043 0320 	orr.w	r3, r3, #32
 800b3e8:	81a3      	strh	r3, [r4, #12]
 800b3ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3ee:	e7f3      	b.n	800b3d8 <__ssrefill_r+0x22>

0800b3f0 <__ssvfiscanf_r>:
 800b3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f4:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800b3f8:	460c      	mov	r4, r1
 800b3fa:	2100      	movs	r1, #0
 800b3fc:	9144      	str	r1, [sp, #272]	; 0x110
 800b3fe:	9145      	str	r1, [sp, #276]	; 0x114
 800b400:	499f      	ldr	r1, [pc, #636]	; (800b680 <__ssvfiscanf_r+0x290>)
 800b402:	91a0      	str	r1, [sp, #640]	; 0x280
 800b404:	f10d 0804 	add.w	r8, sp, #4
 800b408:	499e      	ldr	r1, [pc, #632]	; (800b684 <__ssvfiscanf_r+0x294>)
 800b40a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800b688 <__ssvfiscanf_r+0x298>
 800b40e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b412:	4606      	mov	r6, r0
 800b414:	4692      	mov	sl, r2
 800b416:	91a1      	str	r1, [sp, #644]	; 0x284
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	270a      	movs	r7, #10
 800b41c:	f89a 3000 	ldrb.w	r3, [sl]
 800b420:	2b00      	cmp	r3, #0
 800b422:	f000 812a 	beq.w	800b67a <__ssvfiscanf_r+0x28a>
 800b426:	4655      	mov	r5, sl
 800b428:	f000 fd9e 	bl	800bf68 <__locale_ctype_ptr>
 800b42c:	f815 bb01 	ldrb.w	fp, [r5], #1
 800b430:	4458      	add	r0, fp
 800b432:	7843      	ldrb	r3, [r0, #1]
 800b434:	f013 0308 	ands.w	r3, r3, #8
 800b438:	d01c      	beq.n	800b474 <__ssvfiscanf_r+0x84>
 800b43a:	6863      	ldr	r3, [r4, #4]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	dd12      	ble.n	800b466 <__ssvfiscanf_r+0x76>
 800b440:	f000 fd92 	bl	800bf68 <__locale_ctype_ptr>
 800b444:	6823      	ldr	r3, [r4, #0]
 800b446:	781a      	ldrb	r2, [r3, #0]
 800b448:	4410      	add	r0, r2
 800b44a:	7842      	ldrb	r2, [r0, #1]
 800b44c:	0712      	lsls	r2, r2, #28
 800b44e:	d401      	bmi.n	800b454 <__ssvfiscanf_r+0x64>
 800b450:	46aa      	mov	sl, r5
 800b452:	e7e3      	b.n	800b41c <__ssvfiscanf_r+0x2c>
 800b454:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b456:	3201      	adds	r2, #1
 800b458:	9245      	str	r2, [sp, #276]	; 0x114
 800b45a:	6862      	ldr	r2, [r4, #4]
 800b45c:	3301      	adds	r3, #1
 800b45e:	3a01      	subs	r2, #1
 800b460:	6062      	str	r2, [r4, #4]
 800b462:	6023      	str	r3, [r4, #0]
 800b464:	e7e9      	b.n	800b43a <__ssvfiscanf_r+0x4a>
 800b466:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b468:	4621      	mov	r1, r4
 800b46a:	4630      	mov	r0, r6
 800b46c:	4798      	blx	r3
 800b46e:	2800      	cmp	r0, #0
 800b470:	d0e6      	beq.n	800b440 <__ssvfiscanf_r+0x50>
 800b472:	e7ed      	b.n	800b450 <__ssvfiscanf_r+0x60>
 800b474:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800b478:	f040 8082 	bne.w	800b580 <__ssvfiscanf_r+0x190>
 800b47c:	9343      	str	r3, [sp, #268]	; 0x10c
 800b47e:	9341      	str	r3, [sp, #260]	; 0x104
 800b480:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800b484:	2b2a      	cmp	r3, #42	; 0x2a
 800b486:	d103      	bne.n	800b490 <__ssvfiscanf_r+0xa0>
 800b488:	2310      	movs	r3, #16
 800b48a:	9341      	str	r3, [sp, #260]	; 0x104
 800b48c:	f10a 0502 	add.w	r5, sl, #2
 800b490:	46aa      	mov	sl, r5
 800b492:	f815 1b01 	ldrb.w	r1, [r5], #1
 800b496:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b49a:	2a09      	cmp	r2, #9
 800b49c:	d922      	bls.n	800b4e4 <__ssvfiscanf_r+0xf4>
 800b49e:	2203      	movs	r2, #3
 800b4a0:	4879      	ldr	r0, [pc, #484]	; (800b688 <__ssvfiscanf_r+0x298>)
 800b4a2:	f7f4 fead 	bl	8000200 <memchr>
 800b4a6:	b138      	cbz	r0, 800b4b8 <__ssvfiscanf_r+0xc8>
 800b4a8:	eba0 0309 	sub.w	r3, r0, r9
 800b4ac:	2001      	movs	r0, #1
 800b4ae:	4098      	lsls	r0, r3
 800b4b0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b4b2:	4318      	orrs	r0, r3
 800b4b4:	9041      	str	r0, [sp, #260]	; 0x104
 800b4b6:	46aa      	mov	sl, r5
 800b4b8:	f89a 3000 	ldrb.w	r3, [sl]
 800b4bc:	2b67      	cmp	r3, #103	; 0x67
 800b4be:	f10a 0501 	add.w	r5, sl, #1
 800b4c2:	d82b      	bhi.n	800b51c <__ssvfiscanf_r+0x12c>
 800b4c4:	2b65      	cmp	r3, #101	; 0x65
 800b4c6:	f080 809f 	bcs.w	800b608 <__ssvfiscanf_r+0x218>
 800b4ca:	2b47      	cmp	r3, #71	; 0x47
 800b4cc:	d810      	bhi.n	800b4f0 <__ssvfiscanf_r+0x100>
 800b4ce:	2b45      	cmp	r3, #69	; 0x45
 800b4d0:	f080 809a 	bcs.w	800b608 <__ssvfiscanf_r+0x218>
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d06c      	beq.n	800b5b2 <__ssvfiscanf_r+0x1c2>
 800b4d8:	2b25      	cmp	r3, #37	; 0x25
 800b4da:	d051      	beq.n	800b580 <__ssvfiscanf_r+0x190>
 800b4dc:	2303      	movs	r3, #3
 800b4de:	9347      	str	r3, [sp, #284]	; 0x11c
 800b4e0:	9742      	str	r7, [sp, #264]	; 0x108
 800b4e2:	e027      	b.n	800b534 <__ssvfiscanf_r+0x144>
 800b4e4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b4e6:	fb07 1303 	mla	r3, r7, r3, r1
 800b4ea:	3b30      	subs	r3, #48	; 0x30
 800b4ec:	9343      	str	r3, [sp, #268]	; 0x10c
 800b4ee:	e7cf      	b.n	800b490 <__ssvfiscanf_r+0xa0>
 800b4f0:	2b5b      	cmp	r3, #91	; 0x5b
 800b4f2:	d06a      	beq.n	800b5ca <__ssvfiscanf_r+0x1da>
 800b4f4:	d80c      	bhi.n	800b510 <__ssvfiscanf_r+0x120>
 800b4f6:	2b58      	cmp	r3, #88	; 0x58
 800b4f8:	d1f0      	bne.n	800b4dc <__ssvfiscanf_r+0xec>
 800b4fa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b4fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b500:	9241      	str	r2, [sp, #260]	; 0x104
 800b502:	2210      	movs	r2, #16
 800b504:	9242      	str	r2, [sp, #264]	; 0x108
 800b506:	2b6e      	cmp	r3, #110	; 0x6e
 800b508:	bf8c      	ite	hi
 800b50a:	2304      	movhi	r3, #4
 800b50c:	2303      	movls	r3, #3
 800b50e:	e010      	b.n	800b532 <__ssvfiscanf_r+0x142>
 800b510:	2b63      	cmp	r3, #99	; 0x63
 800b512:	d065      	beq.n	800b5e0 <__ssvfiscanf_r+0x1f0>
 800b514:	2b64      	cmp	r3, #100	; 0x64
 800b516:	d1e1      	bne.n	800b4dc <__ssvfiscanf_r+0xec>
 800b518:	9742      	str	r7, [sp, #264]	; 0x108
 800b51a:	e7f4      	b.n	800b506 <__ssvfiscanf_r+0x116>
 800b51c:	2b70      	cmp	r3, #112	; 0x70
 800b51e:	d04b      	beq.n	800b5b8 <__ssvfiscanf_r+0x1c8>
 800b520:	d826      	bhi.n	800b570 <__ssvfiscanf_r+0x180>
 800b522:	2b6e      	cmp	r3, #110	; 0x6e
 800b524:	d062      	beq.n	800b5ec <__ssvfiscanf_r+0x1fc>
 800b526:	d84c      	bhi.n	800b5c2 <__ssvfiscanf_r+0x1d2>
 800b528:	2b69      	cmp	r3, #105	; 0x69
 800b52a:	d1d7      	bne.n	800b4dc <__ssvfiscanf_r+0xec>
 800b52c:	2300      	movs	r3, #0
 800b52e:	9342      	str	r3, [sp, #264]	; 0x108
 800b530:	2303      	movs	r3, #3
 800b532:	9347      	str	r3, [sp, #284]	; 0x11c
 800b534:	6863      	ldr	r3, [r4, #4]
 800b536:	2b00      	cmp	r3, #0
 800b538:	dd68      	ble.n	800b60c <__ssvfiscanf_r+0x21c>
 800b53a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b53c:	0659      	lsls	r1, r3, #25
 800b53e:	d407      	bmi.n	800b550 <__ssvfiscanf_r+0x160>
 800b540:	f000 fd12 	bl	800bf68 <__locale_ctype_ptr>
 800b544:	6823      	ldr	r3, [r4, #0]
 800b546:	781a      	ldrb	r2, [r3, #0]
 800b548:	4410      	add	r0, r2
 800b54a:	7842      	ldrb	r2, [r0, #1]
 800b54c:	0712      	lsls	r2, r2, #28
 800b54e:	d464      	bmi.n	800b61a <__ssvfiscanf_r+0x22a>
 800b550:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b552:	2b02      	cmp	r3, #2
 800b554:	dc73      	bgt.n	800b63e <__ssvfiscanf_r+0x24e>
 800b556:	466b      	mov	r3, sp
 800b558:	4622      	mov	r2, r4
 800b55a:	a941      	add	r1, sp, #260	; 0x104
 800b55c:	4630      	mov	r0, r6
 800b55e:	f000 fa1f 	bl	800b9a0 <_scanf_chars>
 800b562:	2801      	cmp	r0, #1
 800b564:	f000 8089 	beq.w	800b67a <__ssvfiscanf_r+0x28a>
 800b568:	2802      	cmp	r0, #2
 800b56a:	f47f af71 	bne.w	800b450 <__ssvfiscanf_r+0x60>
 800b56e:	e01d      	b.n	800b5ac <__ssvfiscanf_r+0x1bc>
 800b570:	2b75      	cmp	r3, #117	; 0x75
 800b572:	d0d1      	beq.n	800b518 <__ssvfiscanf_r+0x128>
 800b574:	2b78      	cmp	r3, #120	; 0x78
 800b576:	d0c0      	beq.n	800b4fa <__ssvfiscanf_r+0x10a>
 800b578:	2b73      	cmp	r3, #115	; 0x73
 800b57a:	d1af      	bne.n	800b4dc <__ssvfiscanf_r+0xec>
 800b57c:	2302      	movs	r3, #2
 800b57e:	e7d8      	b.n	800b532 <__ssvfiscanf_r+0x142>
 800b580:	6863      	ldr	r3, [r4, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	dd0c      	ble.n	800b5a0 <__ssvfiscanf_r+0x1b0>
 800b586:	6823      	ldr	r3, [r4, #0]
 800b588:	781a      	ldrb	r2, [r3, #0]
 800b58a:	455a      	cmp	r2, fp
 800b58c:	d175      	bne.n	800b67a <__ssvfiscanf_r+0x28a>
 800b58e:	3301      	adds	r3, #1
 800b590:	6862      	ldr	r2, [r4, #4]
 800b592:	6023      	str	r3, [r4, #0]
 800b594:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b596:	3a01      	subs	r2, #1
 800b598:	3301      	adds	r3, #1
 800b59a:	6062      	str	r2, [r4, #4]
 800b59c:	9345      	str	r3, [sp, #276]	; 0x114
 800b59e:	e757      	b.n	800b450 <__ssvfiscanf_r+0x60>
 800b5a0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b5a2:	4621      	mov	r1, r4
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	4798      	blx	r3
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d0ec      	beq.n	800b586 <__ssvfiscanf_r+0x196>
 800b5ac:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	d159      	bne.n	800b666 <__ssvfiscanf_r+0x276>
 800b5b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5b6:	e05c      	b.n	800b672 <__ssvfiscanf_r+0x282>
 800b5b8:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b5ba:	f042 0220 	orr.w	r2, r2, #32
 800b5be:	9241      	str	r2, [sp, #260]	; 0x104
 800b5c0:	e79b      	b.n	800b4fa <__ssvfiscanf_r+0x10a>
 800b5c2:	2308      	movs	r3, #8
 800b5c4:	9342      	str	r3, [sp, #264]	; 0x108
 800b5c6:	2304      	movs	r3, #4
 800b5c8:	e7b3      	b.n	800b532 <__ssvfiscanf_r+0x142>
 800b5ca:	4629      	mov	r1, r5
 800b5cc:	4640      	mov	r0, r8
 800b5ce:	f000 fb3f 	bl	800bc50 <__sccl>
 800b5d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5d8:	9341      	str	r3, [sp, #260]	; 0x104
 800b5da:	4605      	mov	r5, r0
 800b5dc:	2301      	movs	r3, #1
 800b5de:	e7a8      	b.n	800b532 <__ssvfiscanf_r+0x142>
 800b5e0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b5e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5e6:	9341      	str	r3, [sp, #260]	; 0x104
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	e7a2      	b.n	800b532 <__ssvfiscanf_r+0x142>
 800b5ec:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b5ee:	06c3      	lsls	r3, r0, #27
 800b5f0:	f53f af2e 	bmi.w	800b450 <__ssvfiscanf_r+0x60>
 800b5f4:	9b00      	ldr	r3, [sp, #0]
 800b5f6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b5f8:	1d19      	adds	r1, r3, #4
 800b5fa:	9100      	str	r1, [sp, #0]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	07c0      	lsls	r0, r0, #31
 800b600:	bf4c      	ite	mi
 800b602:	801a      	strhmi	r2, [r3, #0]
 800b604:	601a      	strpl	r2, [r3, #0]
 800b606:	e723      	b.n	800b450 <__ssvfiscanf_r+0x60>
 800b608:	2305      	movs	r3, #5
 800b60a:	e792      	b.n	800b532 <__ssvfiscanf_r+0x142>
 800b60c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b60e:	4621      	mov	r1, r4
 800b610:	4630      	mov	r0, r6
 800b612:	4798      	blx	r3
 800b614:	2800      	cmp	r0, #0
 800b616:	d090      	beq.n	800b53a <__ssvfiscanf_r+0x14a>
 800b618:	e7c8      	b.n	800b5ac <__ssvfiscanf_r+0x1bc>
 800b61a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b61c:	3201      	adds	r2, #1
 800b61e:	9245      	str	r2, [sp, #276]	; 0x114
 800b620:	6862      	ldr	r2, [r4, #4]
 800b622:	3a01      	subs	r2, #1
 800b624:	2a00      	cmp	r2, #0
 800b626:	6062      	str	r2, [r4, #4]
 800b628:	dd02      	ble.n	800b630 <__ssvfiscanf_r+0x240>
 800b62a:	3301      	adds	r3, #1
 800b62c:	6023      	str	r3, [r4, #0]
 800b62e:	e787      	b.n	800b540 <__ssvfiscanf_r+0x150>
 800b630:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b632:	4621      	mov	r1, r4
 800b634:	4630      	mov	r0, r6
 800b636:	4798      	blx	r3
 800b638:	2800      	cmp	r0, #0
 800b63a:	d081      	beq.n	800b540 <__ssvfiscanf_r+0x150>
 800b63c:	e7b6      	b.n	800b5ac <__ssvfiscanf_r+0x1bc>
 800b63e:	2b04      	cmp	r3, #4
 800b640:	dc06      	bgt.n	800b650 <__ssvfiscanf_r+0x260>
 800b642:	466b      	mov	r3, sp
 800b644:	4622      	mov	r2, r4
 800b646:	a941      	add	r1, sp, #260	; 0x104
 800b648:	4630      	mov	r0, r6
 800b64a:	f000 fa0d 	bl	800ba68 <_scanf_i>
 800b64e:	e788      	b.n	800b562 <__ssvfiscanf_r+0x172>
 800b650:	4b0e      	ldr	r3, [pc, #56]	; (800b68c <__ssvfiscanf_r+0x29c>)
 800b652:	2b00      	cmp	r3, #0
 800b654:	f43f aefc 	beq.w	800b450 <__ssvfiscanf_r+0x60>
 800b658:	466b      	mov	r3, sp
 800b65a:	4622      	mov	r2, r4
 800b65c:	a941      	add	r1, sp, #260	; 0x104
 800b65e:	4630      	mov	r0, r6
 800b660:	f3af 8000 	nop.w
 800b664:	e77d      	b.n	800b562 <__ssvfiscanf_r+0x172>
 800b666:	89a3      	ldrh	r3, [r4, #12]
 800b668:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b66c:	bf18      	it	ne
 800b66e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800b672:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800b676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b67a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b67c:	e7f9      	b.n	800b672 <__ssvfiscanf_r+0x282>
 800b67e:	bf00      	nop
 800b680:	0800b33d 	.word	0x0800b33d
 800b684:	0800b3b7 	.word	0x0800b3b7
 800b688:	0800cc9a 	.word	0x0800cc9a
 800b68c:	00000000 	.word	0x00000000

0800b690 <_printf_common>:
 800b690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b694:	4691      	mov	r9, r2
 800b696:	461f      	mov	r7, r3
 800b698:	688a      	ldr	r2, [r1, #8]
 800b69a:	690b      	ldr	r3, [r1, #16]
 800b69c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	bfb8      	it	lt
 800b6a4:	4613      	movlt	r3, r2
 800b6a6:	f8c9 3000 	str.w	r3, [r9]
 800b6aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6ae:	4606      	mov	r6, r0
 800b6b0:	460c      	mov	r4, r1
 800b6b2:	b112      	cbz	r2, 800b6ba <_printf_common+0x2a>
 800b6b4:	3301      	adds	r3, #1
 800b6b6:	f8c9 3000 	str.w	r3, [r9]
 800b6ba:	6823      	ldr	r3, [r4, #0]
 800b6bc:	0699      	lsls	r1, r3, #26
 800b6be:	bf42      	ittt	mi
 800b6c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b6c4:	3302      	addmi	r3, #2
 800b6c6:	f8c9 3000 	strmi.w	r3, [r9]
 800b6ca:	6825      	ldr	r5, [r4, #0]
 800b6cc:	f015 0506 	ands.w	r5, r5, #6
 800b6d0:	d107      	bne.n	800b6e2 <_printf_common+0x52>
 800b6d2:	f104 0a19 	add.w	sl, r4, #25
 800b6d6:	68e3      	ldr	r3, [r4, #12]
 800b6d8:	f8d9 2000 	ldr.w	r2, [r9]
 800b6dc:	1a9b      	subs	r3, r3, r2
 800b6de:	42ab      	cmp	r3, r5
 800b6e0:	dc28      	bgt.n	800b734 <_printf_common+0xa4>
 800b6e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b6e6:	6822      	ldr	r2, [r4, #0]
 800b6e8:	3300      	adds	r3, #0
 800b6ea:	bf18      	it	ne
 800b6ec:	2301      	movne	r3, #1
 800b6ee:	0692      	lsls	r2, r2, #26
 800b6f0:	d42d      	bmi.n	800b74e <_printf_common+0xbe>
 800b6f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b6f6:	4639      	mov	r1, r7
 800b6f8:	4630      	mov	r0, r6
 800b6fa:	47c0      	blx	r8
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	d020      	beq.n	800b742 <_printf_common+0xb2>
 800b700:	6823      	ldr	r3, [r4, #0]
 800b702:	68e5      	ldr	r5, [r4, #12]
 800b704:	f8d9 2000 	ldr.w	r2, [r9]
 800b708:	f003 0306 	and.w	r3, r3, #6
 800b70c:	2b04      	cmp	r3, #4
 800b70e:	bf08      	it	eq
 800b710:	1aad      	subeq	r5, r5, r2
 800b712:	68a3      	ldr	r3, [r4, #8]
 800b714:	6922      	ldr	r2, [r4, #16]
 800b716:	bf0c      	ite	eq
 800b718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b71c:	2500      	movne	r5, #0
 800b71e:	4293      	cmp	r3, r2
 800b720:	bfc4      	itt	gt
 800b722:	1a9b      	subgt	r3, r3, r2
 800b724:	18ed      	addgt	r5, r5, r3
 800b726:	f04f 0900 	mov.w	r9, #0
 800b72a:	341a      	adds	r4, #26
 800b72c:	454d      	cmp	r5, r9
 800b72e:	d11a      	bne.n	800b766 <_printf_common+0xd6>
 800b730:	2000      	movs	r0, #0
 800b732:	e008      	b.n	800b746 <_printf_common+0xb6>
 800b734:	2301      	movs	r3, #1
 800b736:	4652      	mov	r2, sl
 800b738:	4639      	mov	r1, r7
 800b73a:	4630      	mov	r0, r6
 800b73c:	47c0      	blx	r8
 800b73e:	3001      	adds	r0, #1
 800b740:	d103      	bne.n	800b74a <_printf_common+0xba>
 800b742:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b74a:	3501      	adds	r5, #1
 800b74c:	e7c3      	b.n	800b6d6 <_printf_common+0x46>
 800b74e:	18e1      	adds	r1, r4, r3
 800b750:	1c5a      	adds	r2, r3, #1
 800b752:	2030      	movs	r0, #48	; 0x30
 800b754:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b758:	4422      	add	r2, r4
 800b75a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b75e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b762:	3302      	adds	r3, #2
 800b764:	e7c5      	b.n	800b6f2 <_printf_common+0x62>
 800b766:	2301      	movs	r3, #1
 800b768:	4622      	mov	r2, r4
 800b76a:	4639      	mov	r1, r7
 800b76c:	4630      	mov	r0, r6
 800b76e:	47c0      	blx	r8
 800b770:	3001      	adds	r0, #1
 800b772:	d0e6      	beq.n	800b742 <_printf_common+0xb2>
 800b774:	f109 0901 	add.w	r9, r9, #1
 800b778:	e7d8      	b.n	800b72c <_printf_common+0x9c>
	...

0800b77c <_printf_i>:
 800b77c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b780:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b784:	460c      	mov	r4, r1
 800b786:	7e09      	ldrb	r1, [r1, #24]
 800b788:	b085      	sub	sp, #20
 800b78a:	296e      	cmp	r1, #110	; 0x6e
 800b78c:	4617      	mov	r7, r2
 800b78e:	4606      	mov	r6, r0
 800b790:	4698      	mov	r8, r3
 800b792:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b794:	f000 80b3 	beq.w	800b8fe <_printf_i+0x182>
 800b798:	d822      	bhi.n	800b7e0 <_printf_i+0x64>
 800b79a:	2963      	cmp	r1, #99	; 0x63
 800b79c:	d036      	beq.n	800b80c <_printf_i+0x90>
 800b79e:	d80a      	bhi.n	800b7b6 <_printf_i+0x3a>
 800b7a0:	2900      	cmp	r1, #0
 800b7a2:	f000 80b9 	beq.w	800b918 <_printf_i+0x19c>
 800b7a6:	2958      	cmp	r1, #88	; 0x58
 800b7a8:	f000 8083 	beq.w	800b8b2 <_printf_i+0x136>
 800b7ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b7b4:	e032      	b.n	800b81c <_printf_i+0xa0>
 800b7b6:	2964      	cmp	r1, #100	; 0x64
 800b7b8:	d001      	beq.n	800b7be <_printf_i+0x42>
 800b7ba:	2969      	cmp	r1, #105	; 0x69
 800b7bc:	d1f6      	bne.n	800b7ac <_printf_i+0x30>
 800b7be:	6820      	ldr	r0, [r4, #0]
 800b7c0:	6813      	ldr	r3, [r2, #0]
 800b7c2:	0605      	lsls	r5, r0, #24
 800b7c4:	f103 0104 	add.w	r1, r3, #4
 800b7c8:	d52a      	bpl.n	800b820 <_printf_i+0xa4>
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	6011      	str	r1, [r2, #0]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	da03      	bge.n	800b7da <_printf_i+0x5e>
 800b7d2:	222d      	movs	r2, #45	; 0x2d
 800b7d4:	425b      	negs	r3, r3
 800b7d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b7da:	486f      	ldr	r0, [pc, #444]	; (800b998 <_printf_i+0x21c>)
 800b7dc:	220a      	movs	r2, #10
 800b7de:	e039      	b.n	800b854 <_printf_i+0xd8>
 800b7e0:	2973      	cmp	r1, #115	; 0x73
 800b7e2:	f000 809d 	beq.w	800b920 <_printf_i+0x1a4>
 800b7e6:	d808      	bhi.n	800b7fa <_printf_i+0x7e>
 800b7e8:	296f      	cmp	r1, #111	; 0x6f
 800b7ea:	d020      	beq.n	800b82e <_printf_i+0xb2>
 800b7ec:	2970      	cmp	r1, #112	; 0x70
 800b7ee:	d1dd      	bne.n	800b7ac <_printf_i+0x30>
 800b7f0:	6823      	ldr	r3, [r4, #0]
 800b7f2:	f043 0320 	orr.w	r3, r3, #32
 800b7f6:	6023      	str	r3, [r4, #0]
 800b7f8:	e003      	b.n	800b802 <_printf_i+0x86>
 800b7fa:	2975      	cmp	r1, #117	; 0x75
 800b7fc:	d017      	beq.n	800b82e <_printf_i+0xb2>
 800b7fe:	2978      	cmp	r1, #120	; 0x78
 800b800:	d1d4      	bne.n	800b7ac <_printf_i+0x30>
 800b802:	2378      	movs	r3, #120	; 0x78
 800b804:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b808:	4864      	ldr	r0, [pc, #400]	; (800b99c <_printf_i+0x220>)
 800b80a:	e055      	b.n	800b8b8 <_printf_i+0x13c>
 800b80c:	6813      	ldr	r3, [r2, #0]
 800b80e:	1d19      	adds	r1, r3, #4
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	6011      	str	r1, [r2, #0]
 800b814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b81c:	2301      	movs	r3, #1
 800b81e:	e08c      	b.n	800b93a <_printf_i+0x1be>
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	6011      	str	r1, [r2, #0]
 800b824:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b828:	bf18      	it	ne
 800b82a:	b21b      	sxthne	r3, r3
 800b82c:	e7cf      	b.n	800b7ce <_printf_i+0x52>
 800b82e:	6813      	ldr	r3, [r2, #0]
 800b830:	6825      	ldr	r5, [r4, #0]
 800b832:	1d18      	adds	r0, r3, #4
 800b834:	6010      	str	r0, [r2, #0]
 800b836:	0628      	lsls	r0, r5, #24
 800b838:	d501      	bpl.n	800b83e <_printf_i+0xc2>
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	e002      	b.n	800b844 <_printf_i+0xc8>
 800b83e:	0668      	lsls	r0, r5, #25
 800b840:	d5fb      	bpl.n	800b83a <_printf_i+0xbe>
 800b842:	881b      	ldrh	r3, [r3, #0]
 800b844:	4854      	ldr	r0, [pc, #336]	; (800b998 <_printf_i+0x21c>)
 800b846:	296f      	cmp	r1, #111	; 0x6f
 800b848:	bf14      	ite	ne
 800b84a:	220a      	movne	r2, #10
 800b84c:	2208      	moveq	r2, #8
 800b84e:	2100      	movs	r1, #0
 800b850:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b854:	6865      	ldr	r5, [r4, #4]
 800b856:	60a5      	str	r5, [r4, #8]
 800b858:	2d00      	cmp	r5, #0
 800b85a:	f2c0 8095 	blt.w	800b988 <_printf_i+0x20c>
 800b85e:	6821      	ldr	r1, [r4, #0]
 800b860:	f021 0104 	bic.w	r1, r1, #4
 800b864:	6021      	str	r1, [r4, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d13d      	bne.n	800b8e6 <_printf_i+0x16a>
 800b86a:	2d00      	cmp	r5, #0
 800b86c:	f040 808e 	bne.w	800b98c <_printf_i+0x210>
 800b870:	4665      	mov	r5, ip
 800b872:	2a08      	cmp	r2, #8
 800b874:	d10b      	bne.n	800b88e <_printf_i+0x112>
 800b876:	6823      	ldr	r3, [r4, #0]
 800b878:	07db      	lsls	r3, r3, #31
 800b87a:	d508      	bpl.n	800b88e <_printf_i+0x112>
 800b87c:	6923      	ldr	r3, [r4, #16]
 800b87e:	6862      	ldr	r2, [r4, #4]
 800b880:	429a      	cmp	r2, r3
 800b882:	bfde      	ittt	le
 800b884:	2330      	movle	r3, #48	; 0x30
 800b886:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b88a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b88e:	ebac 0305 	sub.w	r3, ip, r5
 800b892:	6123      	str	r3, [r4, #16]
 800b894:	f8cd 8000 	str.w	r8, [sp]
 800b898:	463b      	mov	r3, r7
 800b89a:	aa03      	add	r2, sp, #12
 800b89c:	4621      	mov	r1, r4
 800b89e:	4630      	mov	r0, r6
 800b8a0:	f7ff fef6 	bl	800b690 <_printf_common>
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	d14d      	bne.n	800b944 <_printf_i+0x1c8>
 800b8a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8ac:	b005      	add	sp, #20
 800b8ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8b2:	4839      	ldr	r0, [pc, #228]	; (800b998 <_printf_i+0x21c>)
 800b8b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b8b8:	6813      	ldr	r3, [r2, #0]
 800b8ba:	6821      	ldr	r1, [r4, #0]
 800b8bc:	1d1d      	adds	r5, r3, #4
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	6015      	str	r5, [r2, #0]
 800b8c2:	060a      	lsls	r2, r1, #24
 800b8c4:	d50b      	bpl.n	800b8de <_printf_i+0x162>
 800b8c6:	07ca      	lsls	r2, r1, #31
 800b8c8:	bf44      	itt	mi
 800b8ca:	f041 0120 	orrmi.w	r1, r1, #32
 800b8ce:	6021      	strmi	r1, [r4, #0]
 800b8d0:	b91b      	cbnz	r3, 800b8da <_printf_i+0x15e>
 800b8d2:	6822      	ldr	r2, [r4, #0]
 800b8d4:	f022 0220 	bic.w	r2, r2, #32
 800b8d8:	6022      	str	r2, [r4, #0]
 800b8da:	2210      	movs	r2, #16
 800b8dc:	e7b7      	b.n	800b84e <_printf_i+0xd2>
 800b8de:	064d      	lsls	r5, r1, #25
 800b8e0:	bf48      	it	mi
 800b8e2:	b29b      	uxthmi	r3, r3
 800b8e4:	e7ef      	b.n	800b8c6 <_printf_i+0x14a>
 800b8e6:	4665      	mov	r5, ip
 800b8e8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8ec:	fb02 3311 	mls	r3, r2, r1, r3
 800b8f0:	5cc3      	ldrb	r3, [r0, r3]
 800b8f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b8f6:	460b      	mov	r3, r1
 800b8f8:	2900      	cmp	r1, #0
 800b8fa:	d1f5      	bne.n	800b8e8 <_printf_i+0x16c>
 800b8fc:	e7b9      	b.n	800b872 <_printf_i+0xf6>
 800b8fe:	6813      	ldr	r3, [r2, #0]
 800b900:	6825      	ldr	r5, [r4, #0]
 800b902:	6961      	ldr	r1, [r4, #20]
 800b904:	1d18      	adds	r0, r3, #4
 800b906:	6010      	str	r0, [r2, #0]
 800b908:	0628      	lsls	r0, r5, #24
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	d501      	bpl.n	800b912 <_printf_i+0x196>
 800b90e:	6019      	str	r1, [r3, #0]
 800b910:	e002      	b.n	800b918 <_printf_i+0x19c>
 800b912:	066a      	lsls	r2, r5, #25
 800b914:	d5fb      	bpl.n	800b90e <_printf_i+0x192>
 800b916:	8019      	strh	r1, [r3, #0]
 800b918:	2300      	movs	r3, #0
 800b91a:	6123      	str	r3, [r4, #16]
 800b91c:	4665      	mov	r5, ip
 800b91e:	e7b9      	b.n	800b894 <_printf_i+0x118>
 800b920:	6813      	ldr	r3, [r2, #0]
 800b922:	1d19      	adds	r1, r3, #4
 800b924:	6011      	str	r1, [r2, #0]
 800b926:	681d      	ldr	r5, [r3, #0]
 800b928:	6862      	ldr	r2, [r4, #4]
 800b92a:	2100      	movs	r1, #0
 800b92c:	4628      	mov	r0, r5
 800b92e:	f7f4 fc67 	bl	8000200 <memchr>
 800b932:	b108      	cbz	r0, 800b938 <_printf_i+0x1bc>
 800b934:	1b40      	subs	r0, r0, r5
 800b936:	6060      	str	r0, [r4, #4]
 800b938:	6863      	ldr	r3, [r4, #4]
 800b93a:	6123      	str	r3, [r4, #16]
 800b93c:	2300      	movs	r3, #0
 800b93e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b942:	e7a7      	b.n	800b894 <_printf_i+0x118>
 800b944:	6923      	ldr	r3, [r4, #16]
 800b946:	462a      	mov	r2, r5
 800b948:	4639      	mov	r1, r7
 800b94a:	4630      	mov	r0, r6
 800b94c:	47c0      	blx	r8
 800b94e:	3001      	adds	r0, #1
 800b950:	d0aa      	beq.n	800b8a8 <_printf_i+0x12c>
 800b952:	6823      	ldr	r3, [r4, #0]
 800b954:	079b      	lsls	r3, r3, #30
 800b956:	d413      	bmi.n	800b980 <_printf_i+0x204>
 800b958:	68e0      	ldr	r0, [r4, #12]
 800b95a:	9b03      	ldr	r3, [sp, #12]
 800b95c:	4298      	cmp	r0, r3
 800b95e:	bfb8      	it	lt
 800b960:	4618      	movlt	r0, r3
 800b962:	e7a3      	b.n	800b8ac <_printf_i+0x130>
 800b964:	2301      	movs	r3, #1
 800b966:	464a      	mov	r2, r9
 800b968:	4639      	mov	r1, r7
 800b96a:	4630      	mov	r0, r6
 800b96c:	47c0      	blx	r8
 800b96e:	3001      	adds	r0, #1
 800b970:	d09a      	beq.n	800b8a8 <_printf_i+0x12c>
 800b972:	3501      	adds	r5, #1
 800b974:	68e3      	ldr	r3, [r4, #12]
 800b976:	9a03      	ldr	r2, [sp, #12]
 800b978:	1a9b      	subs	r3, r3, r2
 800b97a:	42ab      	cmp	r3, r5
 800b97c:	dcf2      	bgt.n	800b964 <_printf_i+0x1e8>
 800b97e:	e7eb      	b.n	800b958 <_printf_i+0x1dc>
 800b980:	2500      	movs	r5, #0
 800b982:	f104 0919 	add.w	r9, r4, #25
 800b986:	e7f5      	b.n	800b974 <_printf_i+0x1f8>
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d1ac      	bne.n	800b8e6 <_printf_i+0x16a>
 800b98c:	7803      	ldrb	r3, [r0, #0]
 800b98e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b992:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b996:	e76c      	b.n	800b872 <_printf_i+0xf6>
 800b998:	0800cca5 	.word	0x0800cca5
 800b99c:	0800ccb6 	.word	0x0800ccb6

0800b9a0 <_scanf_chars>:
 800b9a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a4:	4615      	mov	r5, r2
 800b9a6:	688a      	ldr	r2, [r1, #8]
 800b9a8:	4680      	mov	r8, r0
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	b932      	cbnz	r2, 800b9bc <_scanf_chars+0x1c>
 800b9ae:	698a      	ldr	r2, [r1, #24]
 800b9b0:	2a00      	cmp	r2, #0
 800b9b2:	bf14      	ite	ne
 800b9b4:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800b9b8:	2201      	moveq	r2, #1
 800b9ba:	608a      	str	r2, [r1, #8]
 800b9bc:	6822      	ldr	r2, [r4, #0]
 800b9be:	06d1      	lsls	r1, r2, #27
 800b9c0:	bf5f      	itttt	pl
 800b9c2:	681a      	ldrpl	r2, [r3, #0]
 800b9c4:	1d11      	addpl	r1, r2, #4
 800b9c6:	6019      	strpl	r1, [r3, #0]
 800b9c8:	6817      	ldrpl	r7, [r2, #0]
 800b9ca:	2600      	movs	r6, #0
 800b9cc:	69a3      	ldr	r3, [r4, #24]
 800b9ce:	b1db      	cbz	r3, 800ba08 <_scanf_chars+0x68>
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	d107      	bne.n	800b9e4 <_scanf_chars+0x44>
 800b9d4:	682b      	ldr	r3, [r5, #0]
 800b9d6:	6962      	ldr	r2, [r4, #20]
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	5cd3      	ldrb	r3, [r2, r3]
 800b9dc:	b9a3      	cbnz	r3, 800ba08 <_scanf_chars+0x68>
 800b9de:	2e00      	cmp	r6, #0
 800b9e0:	d132      	bne.n	800ba48 <_scanf_chars+0xa8>
 800b9e2:	e006      	b.n	800b9f2 <_scanf_chars+0x52>
 800b9e4:	2b02      	cmp	r3, #2
 800b9e6:	d007      	beq.n	800b9f8 <_scanf_chars+0x58>
 800b9e8:	2e00      	cmp	r6, #0
 800b9ea:	d12d      	bne.n	800ba48 <_scanf_chars+0xa8>
 800b9ec:	69a3      	ldr	r3, [r4, #24]
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	d12a      	bne.n	800ba48 <_scanf_chars+0xa8>
 800b9f2:	2001      	movs	r0, #1
 800b9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9f8:	f000 fab6 	bl	800bf68 <__locale_ctype_ptr>
 800b9fc:	682b      	ldr	r3, [r5, #0]
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	4418      	add	r0, r3
 800ba02:	7843      	ldrb	r3, [r0, #1]
 800ba04:	071b      	lsls	r3, r3, #28
 800ba06:	d4ef      	bmi.n	800b9e8 <_scanf_chars+0x48>
 800ba08:	6823      	ldr	r3, [r4, #0]
 800ba0a:	06da      	lsls	r2, r3, #27
 800ba0c:	bf5e      	ittt	pl
 800ba0e:	682b      	ldrpl	r3, [r5, #0]
 800ba10:	781b      	ldrbpl	r3, [r3, #0]
 800ba12:	703b      	strbpl	r3, [r7, #0]
 800ba14:	682a      	ldr	r2, [r5, #0]
 800ba16:	686b      	ldr	r3, [r5, #4]
 800ba18:	f102 0201 	add.w	r2, r2, #1
 800ba1c:	602a      	str	r2, [r5, #0]
 800ba1e:	68a2      	ldr	r2, [r4, #8]
 800ba20:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ba24:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800ba28:	606b      	str	r3, [r5, #4]
 800ba2a:	f106 0601 	add.w	r6, r6, #1
 800ba2e:	bf58      	it	pl
 800ba30:	3701      	addpl	r7, #1
 800ba32:	60a2      	str	r2, [r4, #8]
 800ba34:	b142      	cbz	r2, 800ba48 <_scanf_chars+0xa8>
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	dcc8      	bgt.n	800b9cc <_scanf_chars+0x2c>
 800ba3a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ba3e:	4629      	mov	r1, r5
 800ba40:	4640      	mov	r0, r8
 800ba42:	4798      	blx	r3
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d0c1      	beq.n	800b9cc <_scanf_chars+0x2c>
 800ba48:	6823      	ldr	r3, [r4, #0]
 800ba4a:	f013 0310 	ands.w	r3, r3, #16
 800ba4e:	d105      	bne.n	800ba5c <_scanf_chars+0xbc>
 800ba50:	68e2      	ldr	r2, [r4, #12]
 800ba52:	3201      	adds	r2, #1
 800ba54:	60e2      	str	r2, [r4, #12]
 800ba56:	69a2      	ldr	r2, [r4, #24]
 800ba58:	b102      	cbz	r2, 800ba5c <_scanf_chars+0xbc>
 800ba5a:	703b      	strb	r3, [r7, #0]
 800ba5c:	6923      	ldr	r3, [r4, #16]
 800ba5e:	441e      	add	r6, r3
 800ba60:	6126      	str	r6, [r4, #16]
 800ba62:	2000      	movs	r0, #0
 800ba64:	e7c6      	b.n	800b9f4 <_scanf_chars+0x54>
	...

0800ba68 <_scanf_i>:
 800ba68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba6c:	469a      	mov	sl, r3
 800ba6e:	4b74      	ldr	r3, [pc, #464]	; (800bc40 <_scanf_i+0x1d8>)
 800ba70:	460c      	mov	r4, r1
 800ba72:	4683      	mov	fp, r0
 800ba74:	4616      	mov	r6, r2
 800ba76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ba7a:	b087      	sub	sp, #28
 800ba7c:	ab03      	add	r3, sp, #12
 800ba7e:	68a7      	ldr	r7, [r4, #8]
 800ba80:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ba84:	4b6f      	ldr	r3, [pc, #444]	; (800bc44 <_scanf_i+0x1dc>)
 800ba86:	69a1      	ldr	r1, [r4, #24]
 800ba88:	4a6f      	ldr	r2, [pc, #444]	; (800bc48 <_scanf_i+0x1e0>)
 800ba8a:	2903      	cmp	r1, #3
 800ba8c:	bf08      	it	eq
 800ba8e:	461a      	moveq	r2, r3
 800ba90:	1e7b      	subs	r3, r7, #1
 800ba92:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800ba96:	bf84      	itt	hi
 800ba98:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ba9c:	60a3      	strhi	r3, [r4, #8]
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	9200      	str	r2, [sp, #0]
 800baa2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800baa6:	bf88      	it	hi
 800baa8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800baac:	f104 091c 	add.w	r9, r4, #28
 800bab0:	6023      	str	r3, [r4, #0]
 800bab2:	bf8c      	ite	hi
 800bab4:	197f      	addhi	r7, r7, r5
 800bab6:	2700      	movls	r7, #0
 800bab8:	464b      	mov	r3, r9
 800baba:	f04f 0800 	mov.w	r8, #0
 800babe:	9301      	str	r3, [sp, #4]
 800bac0:	6831      	ldr	r1, [r6, #0]
 800bac2:	ab03      	add	r3, sp, #12
 800bac4:	2202      	movs	r2, #2
 800bac6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800baca:	7809      	ldrb	r1, [r1, #0]
 800bacc:	f7f4 fb98 	bl	8000200 <memchr>
 800bad0:	9b01      	ldr	r3, [sp, #4]
 800bad2:	b330      	cbz	r0, 800bb22 <_scanf_i+0xba>
 800bad4:	f1b8 0f01 	cmp.w	r8, #1
 800bad8:	d15a      	bne.n	800bb90 <_scanf_i+0x128>
 800bada:	6862      	ldr	r2, [r4, #4]
 800badc:	b92a      	cbnz	r2, 800baea <_scanf_i+0x82>
 800bade:	6822      	ldr	r2, [r4, #0]
 800bae0:	2108      	movs	r1, #8
 800bae2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bae6:	6061      	str	r1, [r4, #4]
 800bae8:	6022      	str	r2, [r4, #0]
 800baea:	6822      	ldr	r2, [r4, #0]
 800baec:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800baf0:	6022      	str	r2, [r4, #0]
 800baf2:	68a2      	ldr	r2, [r4, #8]
 800baf4:	1e51      	subs	r1, r2, #1
 800baf6:	60a1      	str	r1, [r4, #8]
 800baf8:	b19a      	cbz	r2, 800bb22 <_scanf_i+0xba>
 800bafa:	6832      	ldr	r2, [r6, #0]
 800bafc:	1c51      	adds	r1, r2, #1
 800bafe:	6031      	str	r1, [r6, #0]
 800bb00:	7812      	ldrb	r2, [r2, #0]
 800bb02:	701a      	strb	r2, [r3, #0]
 800bb04:	1c5d      	adds	r5, r3, #1
 800bb06:	6873      	ldr	r3, [r6, #4]
 800bb08:	3b01      	subs	r3, #1
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	6073      	str	r3, [r6, #4]
 800bb0e:	dc07      	bgt.n	800bb20 <_scanf_i+0xb8>
 800bb10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bb14:	4631      	mov	r1, r6
 800bb16:	4658      	mov	r0, fp
 800bb18:	4798      	blx	r3
 800bb1a:	2800      	cmp	r0, #0
 800bb1c:	f040 8086 	bne.w	800bc2c <_scanf_i+0x1c4>
 800bb20:	462b      	mov	r3, r5
 800bb22:	f108 0801 	add.w	r8, r8, #1
 800bb26:	f1b8 0f03 	cmp.w	r8, #3
 800bb2a:	d1c8      	bne.n	800babe <_scanf_i+0x56>
 800bb2c:	6862      	ldr	r2, [r4, #4]
 800bb2e:	b90a      	cbnz	r2, 800bb34 <_scanf_i+0xcc>
 800bb30:	220a      	movs	r2, #10
 800bb32:	6062      	str	r2, [r4, #4]
 800bb34:	6862      	ldr	r2, [r4, #4]
 800bb36:	4945      	ldr	r1, [pc, #276]	; (800bc4c <_scanf_i+0x1e4>)
 800bb38:	6960      	ldr	r0, [r4, #20]
 800bb3a:	9301      	str	r3, [sp, #4]
 800bb3c:	1a89      	subs	r1, r1, r2
 800bb3e:	f000 f887 	bl	800bc50 <__sccl>
 800bb42:	9b01      	ldr	r3, [sp, #4]
 800bb44:	f04f 0800 	mov.w	r8, #0
 800bb48:	461d      	mov	r5, r3
 800bb4a:	68a3      	ldr	r3, [r4, #8]
 800bb4c:	6822      	ldr	r2, [r4, #0]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d03a      	beq.n	800bbc8 <_scanf_i+0x160>
 800bb52:	6831      	ldr	r1, [r6, #0]
 800bb54:	6960      	ldr	r0, [r4, #20]
 800bb56:	f891 c000 	ldrb.w	ip, [r1]
 800bb5a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d032      	beq.n	800bbc8 <_scanf_i+0x160>
 800bb62:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800bb66:	d121      	bne.n	800bbac <_scanf_i+0x144>
 800bb68:	0510      	lsls	r0, r2, #20
 800bb6a:	d51f      	bpl.n	800bbac <_scanf_i+0x144>
 800bb6c:	f108 0801 	add.w	r8, r8, #1
 800bb70:	b117      	cbz	r7, 800bb78 <_scanf_i+0x110>
 800bb72:	3301      	adds	r3, #1
 800bb74:	3f01      	subs	r7, #1
 800bb76:	60a3      	str	r3, [r4, #8]
 800bb78:	6873      	ldr	r3, [r6, #4]
 800bb7a:	3b01      	subs	r3, #1
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	6073      	str	r3, [r6, #4]
 800bb80:	dd1b      	ble.n	800bbba <_scanf_i+0x152>
 800bb82:	6833      	ldr	r3, [r6, #0]
 800bb84:	3301      	adds	r3, #1
 800bb86:	6033      	str	r3, [r6, #0]
 800bb88:	68a3      	ldr	r3, [r4, #8]
 800bb8a:	3b01      	subs	r3, #1
 800bb8c:	60a3      	str	r3, [r4, #8]
 800bb8e:	e7dc      	b.n	800bb4a <_scanf_i+0xe2>
 800bb90:	f1b8 0f02 	cmp.w	r8, #2
 800bb94:	d1ad      	bne.n	800baf2 <_scanf_i+0x8a>
 800bb96:	6822      	ldr	r2, [r4, #0]
 800bb98:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800bb9c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800bba0:	d1bf      	bne.n	800bb22 <_scanf_i+0xba>
 800bba2:	2110      	movs	r1, #16
 800bba4:	6061      	str	r1, [r4, #4]
 800bba6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbaa:	e7a1      	b.n	800baf0 <_scanf_i+0x88>
 800bbac:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800bbb0:	6022      	str	r2, [r4, #0]
 800bbb2:	780b      	ldrb	r3, [r1, #0]
 800bbb4:	702b      	strb	r3, [r5, #0]
 800bbb6:	3501      	adds	r5, #1
 800bbb8:	e7de      	b.n	800bb78 <_scanf_i+0x110>
 800bbba:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bbbe:	4631      	mov	r1, r6
 800bbc0:	4658      	mov	r0, fp
 800bbc2:	4798      	blx	r3
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	d0df      	beq.n	800bb88 <_scanf_i+0x120>
 800bbc8:	6823      	ldr	r3, [r4, #0]
 800bbca:	05d9      	lsls	r1, r3, #23
 800bbcc:	d50c      	bpl.n	800bbe8 <_scanf_i+0x180>
 800bbce:	454d      	cmp	r5, r9
 800bbd0:	d908      	bls.n	800bbe4 <_scanf_i+0x17c>
 800bbd2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800bbd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbda:	4632      	mov	r2, r6
 800bbdc:	4658      	mov	r0, fp
 800bbde:	4798      	blx	r3
 800bbe0:	1e6f      	subs	r7, r5, #1
 800bbe2:	463d      	mov	r5, r7
 800bbe4:	454d      	cmp	r5, r9
 800bbe6:	d029      	beq.n	800bc3c <_scanf_i+0x1d4>
 800bbe8:	6822      	ldr	r2, [r4, #0]
 800bbea:	f012 0210 	ands.w	r2, r2, #16
 800bbee:	d113      	bne.n	800bc18 <_scanf_i+0x1b0>
 800bbf0:	702a      	strb	r2, [r5, #0]
 800bbf2:	6863      	ldr	r3, [r4, #4]
 800bbf4:	9e00      	ldr	r6, [sp, #0]
 800bbf6:	4649      	mov	r1, r9
 800bbf8:	4658      	mov	r0, fp
 800bbfa:	47b0      	blx	r6
 800bbfc:	f8da 3000 	ldr.w	r3, [sl]
 800bc00:	6821      	ldr	r1, [r4, #0]
 800bc02:	1d1a      	adds	r2, r3, #4
 800bc04:	f8ca 2000 	str.w	r2, [sl]
 800bc08:	f011 0f20 	tst.w	r1, #32
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	d010      	beq.n	800bc32 <_scanf_i+0x1ca>
 800bc10:	6018      	str	r0, [r3, #0]
 800bc12:	68e3      	ldr	r3, [r4, #12]
 800bc14:	3301      	adds	r3, #1
 800bc16:	60e3      	str	r3, [r4, #12]
 800bc18:	eba5 0509 	sub.w	r5, r5, r9
 800bc1c:	44a8      	add	r8, r5
 800bc1e:	6925      	ldr	r5, [r4, #16]
 800bc20:	4445      	add	r5, r8
 800bc22:	6125      	str	r5, [r4, #16]
 800bc24:	2000      	movs	r0, #0
 800bc26:	b007      	add	sp, #28
 800bc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc2c:	f04f 0800 	mov.w	r8, #0
 800bc30:	e7ca      	b.n	800bbc8 <_scanf_i+0x160>
 800bc32:	07ca      	lsls	r2, r1, #31
 800bc34:	bf4c      	ite	mi
 800bc36:	8018      	strhmi	r0, [r3, #0]
 800bc38:	6018      	strpl	r0, [r3, #0]
 800bc3a:	e7ea      	b.n	800bc12 <_scanf_i+0x1aa>
 800bc3c:	2001      	movs	r0, #1
 800bc3e:	e7f2      	b.n	800bc26 <_scanf_i+0x1be>
 800bc40:	0800cc70 	.word	0x0800cc70
 800bc44:	0800bdb1 	.word	0x0800bdb1
 800bc48:	0800bec9 	.word	0x0800bec9
 800bc4c:	0800ccd7 	.word	0x0800ccd7

0800bc50 <__sccl>:
 800bc50:	b570      	push	{r4, r5, r6, lr}
 800bc52:	780b      	ldrb	r3, [r1, #0]
 800bc54:	2b5e      	cmp	r3, #94	; 0x5e
 800bc56:	bf13      	iteet	ne
 800bc58:	1c4a      	addne	r2, r1, #1
 800bc5a:	1c8a      	addeq	r2, r1, #2
 800bc5c:	784b      	ldrbeq	r3, [r1, #1]
 800bc5e:	2100      	movne	r1, #0
 800bc60:	bf08      	it	eq
 800bc62:	2101      	moveq	r1, #1
 800bc64:	1e44      	subs	r4, r0, #1
 800bc66:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800bc6a:	f804 1f01 	strb.w	r1, [r4, #1]!
 800bc6e:	42ac      	cmp	r4, r5
 800bc70:	d1fb      	bne.n	800bc6a <__sccl+0x1a>
 800bc72:	b913      	cbnz	r3, 800bc7a <__sccl+0x2a>
 800bc74:	3a01      	subs	r2, #1
 800bc76:	4610      	mov	r0, r2
 800bc78:	bd70      	pop	{r4, r5, r6, pc}
 800bc7a:	f081 0401 	eor.w	r4, r1, #1
 800bc7e:	54c4      	strb	r4, [r0, r3]
 800bc80:	1c51      	adds	r1, r2, #1
 800bc82:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800bc86:	2d2d      	cmp	r5, #45	; 0x2d
 800bc88:	f101 36ff 	add.w	r6, r1, #4294967295	; 0xffffffff
 800bc8c:	460a      	mov	r2, r1
 800bc8e:	d006      	beq.n	800bc9e <__sccl+0x4e>
 800bc90:	2d5d      	cmp	r5, #93	; 0x5d
 800bc92:	d0f0      	beq.n	800bc76 <__sccl+0x26>
 800bc94:	b90d      	cbnz	r5, 800bc9a <__sccl+0x4a>
 800bc96:	4632      	mov	r2, r6
 800bc98:	e7ed      	b.n	800bc76 <__sccl+0x26>
 800bc9a:	462b      	mov	r3, r5
 800bc9c:	e7ef      	b.n	800bc7e <__sccl+0x2e>
 800bc9e:	780e      	ldrb	r6, [r1, #0]
 800bca0:	2e5d      	cmp	r6, #93	; 0x5d
 800bca2:	d0fa      	beq.n	800bc9a <__sccl+0x4a>
 800bca4:	42b3      	cmp	r3, r6
 800bca6:	dcf8      	bgt.n	800bc9a <__sccl+0x4a>
 800bca8:	3301      	adds	r3, #1
 800bcaa:	429e      	cmp	r6, r3
 800bcac:	54c4      	strb	r4, [r0, r3]
 800bcae:	dcfb      	bgt.n	800bca8 <__sccl+0x58>
 800bcb0:	3102      	adds	r1, #2
 800bcb2:	e7e6      	b.n	800bc82 <__sccl+0x32>

0800bcb4 <__seofread>:
 800bcb4:	2000      	movs	r0, #0
 800bcb6:	4770      	bx	lr

0800bcb8 <_strtol_l.isra.0>:
 800bcb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcbc:	4680      	mov	r8, r0
 800bcbe:	4689      	mov	r9, r1
 800bcc0:	4692      	mov	sl, r2
 800bcc2:	461e      	mov	r6, r3
 800bcc4:	460f      	mov	r7, r1
 800bcc6:	463d      	mov	r5, r7
 800bcc8:	9808      	ldr	r0, [sp, #32]
 800bcca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bcce:	f000 f947 	bl	800bf60 <__locale_ctype_ptr_l>
 800bcd2:	4420      	add	r0, r4
 800bcd4:	7843      	ldrb	r3, [r0, #1]
 800bcd6:	f013 0308 	ands.w	r3, r3, #8
 800bcda:	d132      	bne.n	800bd42 <_strtol_l.isra.0+0x8a>
 800bcdc:	2c2d      	cmp	r4, #45	; 0x2d
 800bcde:	d132      	bne.n	800bd46 <_strtol_l.isra.0+0x8e>
 800bce0:	787c      	ldrb	r4, [r7, #1]
 800bce2:	1cbd      	adds	r5, r7, #2
 800bce4:	2201      	movs	r2, #1
 800bce6:	2e00      	cmp	r6, #0
 800bce8:	d05d      	beq.n	800bda6 <_strtol_l.isra.0+0xee>
 800bcea:	2e10      	cmp	r6, #16
 800bcec:	d109      	bne.n	800bd02 <_strtol_l.isra.0+0x4a>
 800bcee:	2c30      	cmp	r4, #48	; 0x30
 800bcf0:	d107      	bne.n	800bd02 <_strtol_l.isra.0+0x4a>
 800bcf2:	782b      	ldrb	r3, [r5, #0]
 800bcf4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bcf8:	2b58      	cmp	r3, #88	; 0x58
 800bcfa:	d14f      	bne.n	800bd9c <_strtol_l.isra.0+0xe4>
 800bcfc:	786c      	ldrb	r4, [r5, #1]
 800bcfe:	2610      	movs	r6, #16
 800bd00:	3502      	adds	r5, #2
 800bd02:	2a00      	cmp	r2, #0
 800bd04:	bf14      	ite	ne
 800bd06:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800bd0a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800bd0e:	2700      	movs	r7, #0
 800bd10:	fbb1 fcf6 	udiv	ip, r1, r6
 800bd14:	4638      	mov	r0, r7
 800bd16:	fb06 1e1c 	mls	lr, r6, ip, r1
 800bd1a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800bd1e:	2b09      	cmp	r3, #9
 800bd20:	d817      	bhi.n	800bd52 <_strtol_l.isra.0+0x9a>
 800bd22:	461c      	mov	r4, r3
 800bd24:	42a6      	cmp	r6, r4
 800bd26:	dd23      	ble.n	800bd70 <_strtol_l.isra.0+0xb8>
 800bd28:	1c7b      	adds	r3, r7, #1
 800bd2a:	d007      	beq.n	800bd3c <_strtol_l.isra.0+0x84>
 800bd2c:	4584      	cmp	ip, r0
 800bd2e:	d31c      	bcc.n	800bd6a <_strtol_l.isra.0+0xb2>
 800bd30:	d101      	bne.n	800bd36 <_strtol_l.isra.0+0x7e>
 800bd32:	45a6      	cmp	lr, r4
 800bd34:	db19      	blt.n	800bd6a <_strtol_l.isra.0+0xb2>
 800bd36:	fb00 4006 	mla	r0, r0, r6, r4
 800bd3a:	2701      	movs	r7, #1
 800bd3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd40:	e7eb      	b.n	800bd1a <_strtol_l.isra.0+0x62>
 800bd42:	462f      	mov	r7, r5
 800bd44:	e7bf      	b.n	800bcc6 <_strtol_l.isra.0+0xe>
 800bd46:	2c2b      	cmp	r4, #43	; 0x2b
 800bd48:	bf04      	itt	eq
 800bd4a:	1cbd      	addeq	r5, r7, #2
 800bd4c:	787c      	ldrbeq	r4, [r7, #1]
 800bd4e:	461a      	mov	r2, r3
 800bd50:	e7c9      	b.n	800bce6 <_strtol_l.isra.0+0x2e>
 800bd52:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800bd56:	2b19      	cmp	r3, #25
 800bd58:	d801      	bhi.n	800bd5e <_strtol_l.isra.0+0xa6>
 800bd5a:	3c37      	subs	r4, #55	; 0x37
 800bd5c:	e7e2      	b.n	800bd24 <_strtol_l.isra.0+0x6c>
 800bd5e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800bd62:	2b19      	cmp	r3, #25
 800bd64:	d804      	bhi.n	800bd70 <_strtol_l.isra.0+0xb8>
 800bd66:	3c57      	subs	r4, #87	; 0x57
 800bd68:	e7dc      	b.n	800bd24 <_strtol_l.isra.0+0x6c>
 800bd6a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bd6e:	e7e5      	b.n	800bd3c <_strtol_l.isra.0+0x84>
 800bd70:	1c7b      	adds	r3, r7, #1
 800bd72:	d108      	bne.n	800bd86 <_strtol_l.isra.0+0xce>
 800bd74:	2322      	movs	r3, #34	; 0x22
 800bd76:	f8c8 3000 	str.w	r3, [r8]
 800bd7a:	4608      	mov	r0, r1
 800bd7c:	f1ba 0f00 	cmp.w	sl, #0
 800bd80:	d107      	bne.n	800bd92 <_strtol_l.isra.0+0xda>
 800bd82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd86:	b102      	cbz	r2, 800bd8a <_strtol_l.isra.0+0xd2>
 800bd88:	4240      	negs	r0, r0
 800bd8a:	f1ba 0f00 	cmp.w	sl, #0
 800bd8e:	d0f8      	beq.n	800bd82 <_strtol_l.isra.0+0xca>
 800bd90:	b10f      	cbz	r7, 800bd96 <_strtol_l.isra.0+0xde>
 800bd92:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800bd96:	f8ca 9000 	str.w	r9, [sl]
 800bd9a:	e7f2      	b.n	800bd82 <_strtol_l.isra.0+0xca>
 800bd9c:	2430      	movs	r4, #48	; 0x30
 800bd9e:	2e00      	cmp	r6, #0
 800bda0:	d1af      	bne.n	800bd02 <_strtol_l.isra.0+0x4a>
 800bda2:	2608      	movs	r6, #8
 800bda4:	e7ad      	b.n	800bd02 <_strtol_l.isra.0+0x4a>
 800bda6:	2c30      	cmp	r4, #48	; 0x30
 800bda8:	d0a3      	beq.n	800bcf2 <_strtol_l.isra.0+0x3a>
 800bdaa:	260a      	movs	r6, #10
 800bdac:	e7a9      	b.n	800bd02 <_strtol_l.isra.0+0x4a>
	...

0800bdb0 <_strtol_r>:
 800bdb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bdb2:	4c06      	ldr	r4, [pc, #24]	; (800bdcc <_strtol_r+0x1c>)
 800bdb4:	4d06      	ldr	r5, [pc, #24]	; (800bdd0 <_strtol_r+0x20>)
 800bdb6:	6824      	ldr	r4, [r4, #0]
 800bdb8:	6a24      	ldr	r4, [r4, #32]
 800bdba:	2c00      	cmp	r4, #0
 800bdbc:	bf08      	it	eq
 800bdbe:	462c      	moveq	r4, r5
 800bdc0:	9400      	str	r4, [sp, #0]
 800bdc2:	f7ff ff79 	bl	800bcb8 <_strtol_l.isra.0>
 800bdc6:	b003      	add	sp, #12
 800bdc8:	bd30      	pop	{r4, r5, pc}
 800bdca:	bf00      	nop
 800bdcc:	20000580 	.word	0x20000580
 800bdd0:	200005e4 	.word	0x200005e4

0800bdd4 <_strtoul_l.isra.0>:
 800bdd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdd8:	4680      	mov	r8, r0
 800bdda:	4689      	mov	r9, r1
 800bddc:	4692      	mov	sl, r2
 800bdde:	461e      	mov	r6, r3
 800bde0:	460f      	mov	r7, r1
 800bde2:	463d      	mov	r5, r7
 800bde4:	9808      	ldr	r0, [sp, #32]
 800bde6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdea:	f000 f8b9 	bl	800bf60 <__locale_ctype_ptr_l>
 800bdee:	4420      	add	r0, r4
 800bdf0:	7843      	ldrb	r3, [r0, #1]
 800bdf2:	f013 0308 	ands.w	r3, r3, #8
 800bdf6:	d130      	bne.n	800be5a <_strtoul_l.isra.0+0x86>
 800bdf8:	2c2d      	cmp	r4, #45	; 0x2d
 800bdfa:	d130      	bne.n	800be5e <_strtoul_l.isra.0+0x8a>
 800bdfc:	787c      	ldrb	r4, [r7, #1]
 800bdfe:	1cbd      	adds	r5, r7, #2
 800be00:	2101      	movs	r1, #1
 800be02:	2e00      	cmp	r6, #0
 800be04:	d05c      	beq.n	800bec0 <_strtoul_l.isra.0+0xec>
 800be06:	2e10      	cmp	r6, #16
 800be08:	d109      	bne.n	800be1e <_strtoul_l.isra.0+0x4a>
 800be0a:	2c30      	cmp	r4, #48	; 0x30
 800be0c:	d107      	bne.n	800be1e <_strtoul_l.isra.0+0x4a>
 800be0e:	782b      	ldrb	r3, [r5, #0]
 800be10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800be14:	2b58      	cmp	r3, #88	; 0x58
 800be16:	d14e      	bne.n	800beb6 <_strtoul_l.isra.0+0xe2>
 800be18:	786c      	ldrb	r4, [r5, #1]
 800be1a:	2610      	movs	r6, #16
 800be1c:	3502      	adds	r5, #2
 800be1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be22:	2300      	movs	r3, #0
 800be24:	fbb2 f2f6 	udiv	r2, r2, r6
 800be28:	fb06 fc02 	mul.w	ip, r6, r2
 800be2c:	ea6f 0c0c 	mvn.w	ip, ip
 800be30:	4618      	mov	r0, r3
 800be32:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800be36:	2f09      	cmp	r7, #9
 800be38:	d817      	bhi.n	800be6a <_strtoul_l.isra.0+0x96>
 800be3a:	463c      	mov	r4, r7
 800be3c:	42a6      	cmp	r6, r4
 800be3e:	dd23      	ble.n	800be88 <_strtoul_l.isra.0+0xb4>
 800be40:	2b00      	cmp	r3, #0
 800be42:	db1e      	blt.n	800be82 <_strtoul_l.isra.0+0xae>
 800be44:	4282      	cmp	r2, r0
 800be46:	d31c      	bcc.n	800be82 <_strtoul_l.isra.0+0xae>
 800be48:	d101      	bne.n	800be4e <_strtoul_l.isra.0+0x7a>
 800be4a:	45a4      	cmp	ip, r4
 800be4c:	db19      	blt.n	800be82 <_strtoul_l.isra.0+0xae>
 800be4e:	fb00 4006 	mla	r0, r0, r6, r4
 800be52:	2301      	movs	r3, #1
 800be54:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be58:	e7eb      	b.n	800be32 <_strtoul_l.isra.0+0x5e>
 800be5a:	462f      	mov	r7, r5
 800be5c:	e7c1      	b.n	800bde2 <_strtoul_l.isra.0+0xe>
 800be5e:	2c2b      	cmp	r4, #43	; 0x2b
 800be60:	bf04      	itt	eq
 800be62:	1cbd      	addeq	r5, r7, #2
 800be64:	787c      	ldrbeq	r4, [r7, #1]
 800be66:	4619      	mov	r1, r3
 800be68:	e7cb      	b.n	800be02 <_strtoul_l.isra.0+0x2e>
 800be6a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800be6e:	2f19      	cmp	r7, #25
 800be70:	d801      	bhi.n	800be76 <_strtoul_l.isra.0+0xa2>
 800be72:	3c37      	subs	r4, #55	; 0x37
 800be74:	e7e2      	b.n	800be3c <_strtoul_l.isra.0+0x68>
 800be76:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800be7a:	2f19      	cmp	r7, #25
 800be7c:	d804      	bhi.n	800be88 <_strtoul_l.isra.0+0xb4>
 800be7e:	3c57      	subs	r4, #87	; 0x57
 800be80:	e7dc      	b.n	800be3c <_strtoul_l.isra.0+0x68>
 800be82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800be86:	e7e5      	b.n	800be54 <_strtoul_l.isra.0+0x80>
 800be88:	2b00      	cmp	r3, #0
 800be8a:	da09      	bge.n	800bea0 <_strtoul_l.isra.0+0xcc>
 800be8c:	2322      	movs	r3, #34	; 0x22
 800be8e:	f8c8 3000 	str.w	r3, [r8]
 800be92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be96:	f1ba 0f00 	cmp.w	sl, #0
 800be9a:	d107      	bne.n	800beac <_strtoul_l.isra.0+0xd8>
 800be9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bea0:	b101      	cbz	r1, 800bea4 <_strtoul_l.isra.0+0xd0>
 800bea2:	4240      	negs	r0, r0
 800bea4:	f1ba 0f00 	cmp.w	sl, #0
 800bea8:	d0f8      	beq.n	800be9c <_strtoul_l.isra.0+0xc8>
 800beaa:	b10b      	cbz	r3, 800beb0 <_strtoul_l.isra.0+0xdc>
 800beac:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800beb0:	f8ca 9000 	str.w	r9, [sl]
 800beb4:	e7f2      	b.n	800be9c <_strtoul_l.isra.0+0xc8>
 800beb6:	2430      	movs	r4, #48	; 0x30
 800beb8:	2e00      	cmp	r6, #0
 800beba:	d1b0      	bne.n	800be1e <_strtoul_l.isra.0+0x4a>
 800bebc:	2608      	movs	r6, #8
 800bebe:	e7ae      	b.n	800be1e <_strtoul_l.isra.0+0x4a>
 800bec0:	2c30      	cmp	r4, #48	; 0x30
 800bec2:	d0a4      	beq.n	800be0e <_strtoul_l.isra.0+0x3a>
 800bec4:	260a      	movs	r6, #10
 800bec6:	e7aa      	b.n	800be1e <_strtoul_l.isra.0+0x4a>

0800bec8 <_strtoul_r>:
 800bec8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beca:	4c06      	ldr	r4, [pc, #24]	; (800bee4 <_strtoul_r+0x1c>)
 800becc:	4d06      	ldr	r5, [pc, #24]	; (800bee8 <_strtoul_r+0x20>)
 800bece:	6824      	ldr	r4, [r4, #0]
 800bed0:	6a24      	ldr	r4, [r4, #32]
 800bed2:	2c00      	cmp	r4, #0
 800bed4:	bf08      	it	eq
 800bed6:	462c      	moveq	r4, r5
 800bed8:	9400      	str	r4, [sp, #0]
 800beda:	f7ff ff7b 	bl	800bdd4 <_strtoul_l.isra.0>
 800bede:	b003      	add	sp, #12
 800bee0:	bd30      	pop	{r4, r5, pc}
 800bee2:	bf00      	nop
 800bee4:	20000580 	.word	0x20000580
 800bee8:	200005e4 	.word	0x200005e4

0800beec <__submore>:
 800beec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef0:	460c      	mov	r4, r1
 800bef2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bef4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bef8:	4299      	cmp	r1, r3
 800befa:	d11d      	bne.n	800bf38 <__submore+0x4c>
 800befc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bf00:	f7ff f810 	bl	800af24 <_malloc_r>
 800bf04:	b918      	cbnz	r0, 800bf0e <__submore+0x22>
 800bf06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf12:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf14:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bf18:	6360      	str	r0, [r4, #52]	; 0x34
 800bf1a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bf1e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bf22:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bf26:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bf2a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bf2e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bf32:	6020      	str	r0, [r4, #0]
 800bf34:	2000      	movs	r0, #0
 800bf36:	e7e8      	b.n	800bf0a <__submore+0x1e>
 800bf38:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bf3a:	0077      	lsls	r7, r6, #1
 800bf3c:	463a      	mov	r2, r7
 800bf3e:	f000 f84c 	bl	800bfda <_realloc_r>
 800bf42:	4605      	mov	r5, r0
 800bf44:	2800      	cmp	r0, #0
 800bf46:	d0de      	beq.n	800bf06 <__submore+0x1a>
 800bf48:	eb00 0806 	add.w	r8, r0, r6
 800bf4c:	4601      	mov	r1, r0
 800bf4e:	4632      	mov	r2, r6
 800bf50:	4640      	mov	r0, r8
 800bf52:	f7fe ff85 	bl	800ae60 <memcpy>
 800bf56:	f8c4 8000 	str.w	r8, [r4]
 800bf5a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bf5e:	e7e9      	b.n	800bf34 <__submore+0x48>

0800bf60 <__locale_ctype_ptr_l>:
 800bf60:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800bf64:	4770      	bx	lr
	...

0800bf68 <__locale_ctype_ptr>:
 800bf68:	4b04      	ldr	r3, [pc, #16]	; (800bf7c <__locale_ctype_ptr+0x14>)
 800bf6a:	4a05      	ldr	r2, [pc, #20]	; (800bf80 <__locale_ctype_ptr+0x18>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	6a1b      	ldr	r3, [r3, #32]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	bf08      	it	eq
 800bf74:	4613      	moveq	r3, r2
 800bf76:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800bf7a:	4770      	bx	lr
 800bf7c:	20000580 	.word	0x20000580
 800bf80:	200005e4 	.word	0x200005e4

0800bf84 <__ascii_mbtowc>:
 800bf84:	b082      	sub	sp, #8
 800bf86:	b901      	cbnz	r1, 800bf8a <__ascii_mbtowc+0x6>
 800bf88:	a901      	add	r1, sp, #4
 800bf8a:	b142      	cbz	r2, 800bf9e <__ascii_mbtowc+0x1a>
 800bf8c:	b14b      	cbz	r3, 800bfa2 <__ascii_mbtowc+0x1e>
 800bf8e:	7813      	ldrb	r3, [r2, #0]
 800bf90:	600b      	str	r3, [r1, #0]
 800bf92:	7812      	ldrb	r2, [r2, #0]
 800bf94:	1c10      	adds	r0, r2, #0
 800bf96:	bf18      	it	ne
 800bf98:	2001      	movne	r0, #1
 800bf9a:	b002      	add	sp, #8
 800bf9c:	4770      	bx	lr
 800bf9e:	4610      	mov	r0, r2
 800bfa0:	e7fb      	b.n	800bf9a <__ascii_mbtowc+0x16>
 800bfa2:	f06f 0001 	mvn.w	r0, #1
 800bfa6:	e7f8      	b.n	800bf9a <__ascii_mbtowc+0x16>

0800bfa8 <memmove>:
 800bfa8:	4288      	cmp	r0, r1
 800bfaa:	b510      	push	{r4, lr}
 800bfac:	eb01 0302 	add.w	r3, r1, r2
 800bfb0:	d807      	bhi.n	800bfc2 <memmove+0x1a>
 800bfb2:	1e42      	subs	r2, r0, #1
 800bfb4:	4299      	cmp	r1, r3
 800bfb6:	d00a      	beq.n	800bfce <memmove+0x26>
 800bfb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfbc:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bfc0:	e7f8      	b.n	800bfb4 <memmove+0xc>
 800bfc2:	4283      	cmp	r3, r0
 800bfc4:	d9f5      	bls.n	800bfb2 <memmove+0xa>
 800bfc6:	1881      	adds	r1, r0, r2
 800bfc8:	1ad2      	subs	r2, r2, r3
 800bfca:	42d3      	cmn	r3, r2
 800bfcc:	d100      	bne.n	800bfd0 <memmove+0x28>
 800bfce:	bd10      	pop	{r4, pc}
 800bfd0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfd4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bfd8:	e7f7      	b.n	800bfca <memmove+0x22>

0800bfda <_realloc_r>:
 800bfda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfdc:	4607      	mov	r7, r0
 800bfde:	4614      	mov	r4, r2
 800bfe0:	460e      	mov	r6, r1
 800bfe2:	b921      	cbnz	r1, 800bfee <_realloc_r+0x14>
 800bfe4:	4611      	mov	r1, r2
 800bfe6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bfea:	f7fe bf9b 	b.w	800af24 <_malloc_r>
 800bfee:	b922      	cbnz	r2, 800bffa <_realloc_r+0x20>
 800bff0:	f7fe ff4a 	bl	800ae88 <_free_r>
 800bff4:	4625      	mov	r5, r4
 800bff6:	4628      	mov	r0, r5
 800bff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bffa:	f000 f821 	bl	800c040 <_malloc_usable_size_r>
 800bffe:	42a0      	cmp	r0, r4
 800c000:	d20f      	bcs.n	800c022 <_realloc_r+0x48>
 800c002:	4621      	mov	r1, r4
 800c004:	4638      	mov	r0, r7
 800c006:	f7fe ff8d 	bl	800af24 <_malloc_r>
 800c00a:	4605      	mov	r5, r0
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d0f2      	beq.n	800bff6 <_realloc_r+0x1c>
 800c010:	4631      	mov	r1, r6
 800c012:	4622      	mov	r2, r4
 800c014:	f7fe ff24 	bl	800ae60 <memcpy>
 800c018:	4631      	mov	r1, r6
 800c01a:	4638      	mov	r0, r7
 800c01c:	f7fe ff34 	bl	800ae88 <_free_r>
 800c020:	e7e9      	b.n	800bff6 <_realloc_r+0x1c>
 800c022:	4635      	mov	r5, r6
 800c024:	e7e7      	b.n	800bff6 <_realloc_r+0x1c>

0800c026 <__ascii_wctomb>:
 800c026:	b149      	cbz	r1, 800c03c <__ascii_wctomb+0x16>
 800c028:	2aff      	cmp	r2, #255	; 0xff
 800c02a:	bf85      	ittet	hi
 800c02c:	238a      	movhi	r3, #138	; 0x8a
 800c02e:	6003      	strhi	r3, [r0, #0]
 800c030:	700a      	strbls	r2, [r1, #0]
 800c032:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c036:	bf98      	it	ls
 800c038:	2001      	movls	r0, #1
 800c03a:	4770      	bx	lr
 800c03c:	4608      	mov	r0, r1
 800c03e:	4770      	bx	lr

0800c040 <_malloc_usable_size_r>:
 800c040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c044:	1f18      	subs	r0, r3, #4
 800c046:	2b00      	cmp	r3, #0
 800c048:	bfbc      	itt	lt
 800c04a:	580b      	ldrlt	r3, [r1, r0]
 800c04c:	18c0      	addlt	r0, r0, r3
 800c04e:	4770      	bx	lr

0800c050 <roundf>:
 800c050:	ee10 0a10 	vmov	r0, s0
 800c054:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c058:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 800c05c:	2a16      	cmp	r2, #22
 800c05e:	dc15      	bgt.n	800c08c <roundf+0x3c>
 800c060:	2a00      	cmp	r2, #0
 800c062:	da08      	bge.n	800c076 <roundf+0x26>
 800c064:	3201      	adds	r2, #1
 800c066:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c06a:	d101      	bne.n	800c070 <roundf+0x20>
 800c06c:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c070:	ee00 3a10 	vmov	s0, r3
 800c074:	4770      	bx	lr
 800c076:	4908      	ldr	r1, [pc, #32]	; (800c098 <roundf+0x48>)
 800c078:	4111      	asrs	r1, r2
 800c07a:	4208      	tst	r0, r1
 800c07c:	d0fa      	beq.n	800c074 <roundf+0x24>
 800c07e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c082:	4113      	asrs	r3, r2
 800c084:	4403      	add	r3, r0
 800c086:	ea23 0301 	bic.w	r3, r3, r1
 800c08a:	e7f1      	b.n	800c070 <roundf+0x20>
 800c08c:	2a80      	cmp	r2, #128	; 0x80
 800c08e:	d1f1      	bne.n	800c074 <roundf+0x24>
 800c090:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c094:	4770      	bx	lr
 800c096:	bf00      	nop
 800c098:	007fffff 	.word	0x007fffff

0800c09c <powf>:
 800c09c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800c0a0:	ed2d 8b04 	vpush	{d8-d9}
 800c0a4:	4ca7      	ldr	r4, [pc, #668]	; (800c344 <powf+0x2a8>)
 800c0a6:	b08a      	sub	sp, #40	; 0x28
 800c0a8:	eef0 8a40 	vmov.f32	s17, s0
 800c0ac:	eeb0 8a60 	vmov.f32	s16, s1
 800c0b0:	f000 f958 	bl	800c364 <__ieee754_powf>
 800c0b4:	f994 5000 	ldrsb.w	r5, [r4]
 800c0b8:	1c6b      	adds	r3, r5, #1
 800c0ba:	eeb0 9a40 	vmov.f32	s18, s0
 800c0be:	4626      	mov	r6, r4
 800c0c0:	d05f      	beq.n	800c182 <powf+0xe6>
 800c0c2:	eeb4 8a48 	vcmp.f32	s16, s16
 800c0c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ca:	d65a      	bvs.n	800c182 <powf+0xe6>
 800c0cc:	eef4 8a68 	vcmp.f32	s17, s17
 800c0d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0d4:	d721      	bvc.n	800c11a <powf+0x7e>
 800c0d6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0de:	d150      	bne.n	800c182 <powf+0xe6>
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	9300      	str	r3, [sp, #0]
 800c0e4:	4b98      	ldr	r3, [pc, #608]	; (800c348 <powf+0x2ac>)
 800c0e6:	9301      	str	r3, [sp, #4]
 800c0e8:	ee18 0a90 	vmov	r0, s17
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	9308      	str	r3, [sp, #32]
 800c0f0:	f7f4 fa3a 	bl	8000568 <__aeabi_f2d>
 800c0f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0f8:	ee18 0a10 	vmov	r0, s16
 800c0fc:	f7f4 fa34 	bl	8000568 <__aeabi_f2d>
 800c100:	4b92      	ldr	r3, [pc, #584]	; (800c34c <powf+0x2b0>)
 800c102:	2200      	movs	r2, #0
 800c104:	2d02      	cmp	r5, #2
 800c106:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c10a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c10e:	d032      	beq.n	800c176 <powf+0xda>
 800c110:	4668      	mov	r0, sp
 800c112:	f000 fbea 	bl	800c8ea <matherr>
 800c116:	bb40      	cbnz	r0, 800c16a <powf+0xce>
 800c118:	e065      	b.n	800c1e6 <powf+0x14a>
 800c11a:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800c350 <powf+0x2b4>
 800c11e:	eef4 8a69 	vcmp.f32	s17, s19
 800c122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c126:	d163      	bne.n	800c1f0 <powf+0x154>
 800c128:	eeb4 8a69 	vcmp.f32	s16, s19
 800c12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c130:	d12e      	bne.n	800c190 <powf+0xf4>
 800c132:	2301      	movs	r3, #1
 800c134:	9300      	str	r3, [sp, #0]
 800c136:	4b84      	ldr	r3, [pc, #528]	; (800c348 <powf+0x2ac>)
 800c138:	9301      	str	r3, [sp, #4]
 800c13a:	ee18 0a90 	vmov	r0, s17
 800c13e:	2300      	movs	r3, #0
 800c140:	9308      	str	r3, [sp, #32]
 800c142:	f7f4 fa11 	bl	8000568 <__aeabi_f2d>
 800c146:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c14a:	ee18 0a10 	vmov	r0, s16
 800c14e:	f7f4 fa0b 	bl	8000568 <__aeabi_f2d>
 800c152:	2200      	movs	r2, #0
 800c154:	2300      	movs	r3, #0
 800c156:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c15a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c15e:	2d00      	cmp	r5, #0
 800c160:	d0d6      	beq.n	800c110 <powf+0x74>
 800c162:	4b7a      	ldr	r3, [pc, #488]	; (800c34c <powf+0x2b0>)
 800c164:	2200      	movs	r2, #0
 800c166:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c16a:	9b08      	ldr	r3, [sp, #32]
 800c16c:	b11b      	cbz	r3, 800c176 <powf+0xda>
 800c16e:	f7fe fe3d 	bl	800adec <__errno>
 800c172:	9b08      	ldr	r3, [sp, #32]
 800c174:	6003      	str	r3, [r0, #0]
 800c176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c17a:	f7f4 fa4d 	bl	8000618 <__aeabi_d2f>
 800c17e:	ee09 0a10 	vmov	s18, r0
 800c182:	eeb0 0a49 	vmov.f32	s0, s18
 800c186:	b00a      	add	sp, #40	; 0x28
 800c188:	ecbd 8b04 	vpop	{d8-d9}
 800c18c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c190:	eeb0 0a48 	vmov.f32	s0, s16
 800c194:	f000 fbb2 	bl	800c8fc <finitef>
 800c198:	2800      	cmp	r0, #0
 800c19a:	d0f2      	beq.n	800c182 <powf+0xe6>
 800c19c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c1a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1a4:	d5ed      	bpl.n	800c182 <powf+0xe6>
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	9300      	str	r3, [sp, #0]
 800c1aa:	4b67      	ldr	r3, [pc, #412]	; (800c348 <powf+0x2ac>)
 800c1ac:	9301      	str	r3, [sp, #4]
 800c1ae:	ee18 0a90 	vmov	r0, s17
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	9308      	str	r3, [sp, #32]
 800c1b6:	f7f4 f9d7 	bl	8000568 <__aeabi_f2d>
 800c1ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1be:	ee18 0a10 	vmov	r0, s16
 800c1c2:	f7f4 f9d1 	bl	8000568 <__aeabi_f2d>
 800c1c6:	f994 3000 	ldrsb.w	r3, [r4]
 800c1ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1ce:	b923      	cbnz	r3, 800c1da <powf+0x13e>
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c1d8:	e79a      	b.n	800c110 <powf+0x74>
 800c1da:	495e      	ldr	r1, [pc, #376]	; (800c354 <powf+0x2b8>)
 800c1dc:	2000      	movs	r0, #0
 800c1de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c1e2:	2b02      	cmp	r3, #2
 800c1e4:	d194      	bne.n	800c110 <powf+0x74>
 800c1e6:	f7fe fe01 	bl	800adec <__errno>
 800c1ea:	2321      	movs	r3, #33	; 0x21
 800c1ec:	6003      	str	r3, [r0, #0]
 800c1ee:	e7bc      	b.n	800c16a <powf+0xce>
 800c1f0:	f000 fb84 	bl	800c8fc <finitef>
 800c1f4:	4605      	mov	r5, r0
 800c1f6:	2800      	cmp	r0, #0
 800c1f8:	d173      	bne.n	800c2e2 <powf+0x246>
 800c1fa:	eeb0 0a68 	vmov.f32	s0, s17
 800c1fe:	f000 fb7d 	bl	800c8fc <finitef>
 800c202:	2800      	cmp	r0, #0
 800c204:	d06d      	beq.n	800c2e2 <powf+0x246>
 800c206:	eeb0 0a48 	vmov.f32	s0, s16
 800c20a:	f000 fb77 	bl	800c8fc <finitef>
 800c20e:	2800      	cmp	r0, #0
 800c210:	d067      	beq.n	800c2e2 <powf+0x246>
 800c212:	ee18 0a90 	vmov	r0, s17
 800c216:	f7f4 f9a7 	bl	8000568 <__aeabi_f2d>
 800c21a:	4680      	mov	r8, r0
 800c21c:	ee18 0a10 	vmov	r0, s16
 800c220:	4689      	mov	r9, r1
 800c222:	f7f4 f9a1 	bl	8000568 <__aeabi_f2d>
 800c226:	eeb4 9a49 	vcmp.f32	s18, s18
 800c22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c22e:	f994 4000 	ldrsb.w	r4, [r4]
 800c232:	4b45      	ldr	r3, [pc, #276]	; (800c348 <powf+0x2ac>)
 800c234:	d713      	bvc.n	800c25e <powf+0x1c2>
 800c236:	2201      	movs	r2, #1
 800c238:	e9cd 2300 	strd	r2, r3, [sp]
 800c23c:	9508      	str	r5, [sp, #32]
 800c23e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c242:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c246:	2c00      	cmp	r4, #0
 800c248:	d0c2      	beq.n	800c1d0 <powf+0x134>
 800c24a:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800c24e:	ee17 0a90 	vmov	r0, s15
 800c252:	f7f4 f989 	bl	8000568 <__aeabi_f2d>
 800c256:	2c02      	cmp	r4, #2
 800c258:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c25c:	e7c2      	b.n	800c1e4 <powf+0x148>
 800c25e:	2203      	movs	r2, #3
 800c260:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c264:	e9cd 2300 	strd	r2, r3, [sp]
 800c268:	9508      	str	r5, [sp, #32]
 800c26a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c26e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c272:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c276:	b9fc      	cbnz	r4, 800c2b8 <powf+0x21c>
 800c278:	4b37      	ldr	r3, [pc, #220]	; (800c358 <powf+0x2bc>)
 800c27a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800c27e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c286:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c28a:	d553      	bpl.n	800c334 <powf+0x298>
 800c28c:	eeb0 0a48 	vmov.f32	s0, s16
 800c290:	f000 fb44 	bl	800c91c <rintf>
 800c294:	eeb4 0a48 	vcmp.f32	s0, s16
 800c298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c29c:	d004      	beq.n	800c2a8 <powf+0x20c>
 800c29e:	4b2f      	ldr	r3, [pc, #188]	; (800c35c <powf+0x2c0>)
 800c2a0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c2a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c2a8:	f996 3000 	ldrsb.w	r3, [r6]
 800c2ac:	2b02      	cmp	r3, #2
 800c2ae:	d141      	bne.n	800c334 <powf+0x298>
 800c2b0:	f7fe fd9c 	bl	800adec <__errno>
 800c2b4:	2322      	movs	r3, #34	; 0x22
 800c2b6:	e799      	b.n	800c1ec <powf+0x150>
 800c2b8:	4b29      	ldr	r3, [pc, #164]	; (800c360 <powf+0x2c4>)
 800c2ba:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800c2be:	2200      	movs	r2, #0
 800c2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c2c8:	d5ee      	bpl.n	800c2a8 <powf+0x20c>
 800c2ca:	eeb0 0a48 	vmov.f32	s0, s16
 800c2ce:	f000 fb25 	bl	800c91c <rintf>
 800c2d2:	eeb4 0a48 	vcmp.f32	s0, s16
 800c2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2da:	d0e5      	beq.n	800c2a8 <powf+0x20c>
 800c2dc:	2200      	movs	r2, #0
 800c2de:	4b1d      	ldr	r3, [pc, #116]	; (800c354 <powf+0x2b8>)
 800c2e0:	e7e0      	b.n	800c2a4 <powf+0x208>
 800c2e2:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c2e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ea:	f47f af4a 	bne.w	800c182 <powf+0xe6>
 800c2ee:	eeb0 0a68 	vmov.f32	s0, s17
 800c2f2:	f000 fb03 	bl	800c8fc <finitef>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	f43f af43 	beq.w	800c182 <powf+0xe6>
 800c2fc:	eeb0 0a48 	vmov.f32	s0, s16
 800c300:	f000 fafc 	bl	800c8fc <finitef>
 800c304:	2800      	cmp	r0, #0
 800c306:	f43f af3c 	beq.w	800c182 <powf+0xe6>
 800c30a:	2304      	movs	r3, #4
 800c30c:	9300      	str	r3, [sp, #0]
 800c30e:	4b0e      	ldr	r3, [pc, #56]	; (800c348 <powf+0x2ac>)
 800c310:	9301      	str	r3, [sp, #4]
 800c312:	ee18 0a90 	vmov	r0, s17
 800c316:	2300      	movs	r3, #0
 800c318:	9308      	str	r3, [sp, #32]
 800c31a:	f7f4 f925 	bl	8000568 <__aeabi_f2d>
 800c31e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c322:	ee18 0a10 	vmov	r0, s16
 800c326:	f7f4 f91f 	bl	8000568 <__aeabi_f2d>
 800c32a:	2200      	movs	r2, #0
 800c32c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c330:	2300      	movs	r3, #0
 800c332:	e7b7      	b.n	800c2a4 <powf+0x208>
 800c334:	4668      	mov	r0, sp
 800c336:	f000 fad8 	bl	800c8ea <matherr>
 800c33a:	2800      	cmp	r0, #0
 800c33c:	f47f af15 	bne.w	800c16a <powf+0xce>
 800c340:	e7b6      	b.n	800c2b0 <powf+0x214>
 800c342:	bf00      	nop
 800c344:	20000750 	.word	0x20000750
 800c348:	0800ce4f 	.word	0x0800ce4f
 800c34c:	3ff00000 	.word	0x3ff00000
 800c350:	00000000 	.word	0x00000000
 800c354:	fff00000 	.word	0xfff00000
 800c358:	47efffff 	.word	0x47efffff
 800c35c:	c7efffff 	.word	0xc7efffff
 800c360:	7ff00000 	.word	0x7ff00000

0800c364 <__ieee754_powf>:
 800c364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c368:	ee10 5a90 	vmov	r5, s1
 800c36c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800c370:	ed2d 8b02 	vpush	{d8}
 800c374:	eeb0 8a40 	vmov.f32	s16, s0
 800c378:	eef0 8a60 	vmov.f32	s17, s1
 800c37c:	f000 8293 	beq.w	800c8a6 <__ieee754_powf+0x542>
 800c380:	ee10 8a10 	vmov	r8, s0
 800c384:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800c388:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800c38c:	dc06      	bgt.n	800c39c <__ieee754_powf+0x38>
 800c38e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c392:	dd0a      	ble.n	800c3aa <__ieee754_powf+0x46>
 800c394:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800c398:	f000 8285 	beq.w	800c8a6 <__ieee754_powf+0x542>
 800c39c:	ecbd 8b02 	vpop	{d8}
 800c3a0:	48d9      	ldr	r0, [pc, #868]	; (800c708 <__ieee754_powf+0x3a4>)
 800c3a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3a6:	f000 bab3 	b.w	800c910 <nanf>
 800c3aa:	f1b8 0f00 	cmp.w	r8, #0
 800c3ae:	da1d      	bge.n	800c3ec <__ieee754_powf+0x88>
 800c3b0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800c3b4:	da2c      	bge.n	800c410 <__ieee754_powf+0xac>
 800c3b6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c3ba:	db30      	blt.n	800c41e <__ieee754_powf+0xba>
 800c3bc:	15fb      	asrs	r3, r7, #23
 800c3be:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c3c2:	fa47 f603 	asr.w	r6, r7, r3
 800c3c6:	fa06 f303 	lsl.w	r3, r6, r3
 800c3ca:	42bb      	cmp	r3, r7
 800c3cc:	d127      	bne.n	800c41e <__ieee754_powf+0xba>
 800c3ce:	f006 0601 	and.w	r6, r6, #1
 800c3d2:	f1c6 0602 	rsb	r6, r6, #2
 800c3d6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c3da:	d122      	bne.n	800c422 <__ieee754_powf+0xbe>
 800c3dc:	2d00      	cmp	r5, #0
 800c3de:	f280 8268 	bge.w	800c8b2 <__ieee754_powf+0x54e>
 800c3e2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c3e6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c3ea:	e00d      	b.n	800c408 <__ieee754_powf+0xa4>
 800c3ec:	2600      	movs	r6, #0
 800c3ee:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c3f2:	d1f0      	bne.n	800c3d6 <__ieee754_powf+0x72>
 800c3f4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800c3f8:	f000 8255 	beq.w	800c8a6 <__ieee754_powf+0x542>
 800c3fc:	dd0a      	ble.n	800c414 <__ieee754_powf+0xb0>
 800c3fe:	2d00      	cmp	r5, #0
 800c400:	f280 8254 	bge.w	800c8ac <__ieee754_powf+0x548>
 800c404:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800c70c <__ieee754_powf+0x3a8>
 800c408:	ecbd 8b02 	vpop	{d8}
 800c40c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c410:	2602      	movs	r6, #2
 800c412:	e7ec      	b.n	800c3ee <__ieee754_powf+0x8a>
 800c414:	2d00      	cmp	r5, #0
 800c416:	daf5      	bge.n	800c404 <__ieee754_powf+0xa0>
 800c418:	eeb1 0a68 	vneg.f32	s0, s17
 800c41c:	e7f4      	b.n	800c408 <__ieee754_powf+0xa4>
 800c41e:	2600      	movs	r6, #0
 800c420:	e7d9      	b.n	800c3d6 <__ieee754_powf+0x72>
 800c422:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800c426:	d102      	bne.n	800c42e <__ieee754_powf+0xca>
 800c428:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c42c:	e7ec      	b.n	800c408 <__ieee754_powf+0xa4>
 800c42e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800c432:	eeb0 0a48 	vmov.f32	s0, s16
 800c436:	d108      	bne.n	800c44a <__ieee754_powf+0xe6>
 800c438:	f1b8 0f00 	cmp.w	r8, #0
 800c43c:	db05      	blt.n	800c44a <__ieee754_powf+0xe6>
 800c43e:	ecbd 8b02 	vpop	{d8}
 800c442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c446:	f000 ba4d 	b.w	800c8e4 <__ieee754_sqrtf>
 800c44a:	f000 fa50 	bl	800c8ee <fabsf>
 800c44e:	b124      	cbz	r4, 800c45a <__ieee754_powf+0xf6>
 800c450:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800c454:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800c458:	d117      	bne.n	800c48a <__ieee754_powf+0x126>
 800c45a:	2d00      	cmp	r5, #0
 800c45c:	bfbc      	itt	lt
 800c45e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800c462:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c466:	f1b8 0f00 	cmp.w	r8, #0
 800c46a:	dacd      	bge.n	800c408 <__ieee754_powf+0xa4>
 800c46c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800c470:	ea54 0306 	orrs.w	r3, r4, r6
 800c474:	d104      	bne.n	800c480 <__ieee754_powf+0x11c>
 800c476:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c47a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c47e:	e7c3      	b.n	800c408 <__ieee754_powf+0xa4>
 800c480:	2e01      	cmp	r6, #1
 800c482:	d1c1      	bne.n	800c408 <__ieee754_powf+0xa4>
 800c484:	eeb1 0a40 	vneg.f32	s0, s0
 800c488:	e7be      	b.n	800c408 <__ieee754_powf+0xa4>
 800c48a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800c48e:	3801      	subs	r0, #1
 800c490:	ea56 0300 	orrs.w	r3, r6, r0
 800c494:	d104      	bne.n	800c4a0 <__ieee754_powf+0x13c>
 800c496:	ee38 8a48 	vsub.f32	s16, s16, s16
 800c49a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800c49e:	e7b3      	b.n	800c408 <__ieee754_powf+0xa4>
 800c4a0:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800c4a4:	dd6d      	ble.n	800c582 <__ieee754_powf+0x21e>
 800c4a6:	4b9a      	ldr	r3, [pc, #616]	; (800c710 <__ieee754_powf+0x3ac>)
 800c4a8:	429c      	cmp	r4, r3
 800c4aa:	dc06      	bgt.n	800c4ba <__ieee754_powf+0x156>
 800c4ac:	2d00      	cmp	r5, #0
 800c4ae:	daa9      	bge.n	800c404 <__ieee754_powf+0xa0>
 800c4b0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800c714 <__ieee754_powf+0x3b0>
 800c4b4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c4b8:	e7a6      	b.n	800c408 <__ieee754_powf+0xa4>
 800c4ba:	4b97      	ldr	r3, [pc, #604]	; (800c718 <__ieee754_powf+0x3b4>)
 800c4bc:	429c      	cmp	r4, r3
 800c4be:	dd02      	ble.n	800c4c6 <__ieee754_powf+0x162>
 800c4c0:	2d00      	cmp	r5, #0
 800c4c2:	dcf5      	bgt.n	800c4b0 <__ieee754_powf+0x14c>
 800c4c4:	e79e      	b.n	800c404 <__ieee754_powf+0xa0>
 800c4c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c4ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c4ce:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800c71c <__ieee754_powf+0x3b8>
 800c4d2:	eef1 6a40 	vneg.f32	s13, s0
 800c4d6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800c4da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c4de:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c4e2:	eee7 7a40 	vfms.f32	s15, s14, s0
 800c4e6:	ee60 0a00 	vmul.f32	s1, s0, s0
 800c4ea:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800c720 <__ieee754_powf+0x3bc>
 800c4ee:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800c4f2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800c724 <__ieee754_powf+0x3c0>
 800c4f6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800c4fa:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c4fe:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800c728 <__ieee754_powf+0x3c4>
 800c502:	eeb0 6a67 	vmov.f32	s12, s15
 800c506:	eea0 6a07 	vfma.f32	s12, s0, s14
 800c50a:	ee16 3a10 	vmov	r3, s12
 800c50e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c512:	f023 030f 	bic.w	r3, r3, #15
 800c516:	ee00 3a90 	vmov	s1, r3
 800c51a:	eee6 0a87 	vfma.f32	s1, s13, s14
 800c51e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c522:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800c526:	f025 050f 	bic.w	r5, r5, #15
 800c52a:	ee07 5a10 	vmov	s14, r5
 800c52e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c532:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800c536:	ee07 3a90 	vmov	s15, r3
 800c53a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800c53e:	3e01      	subs	r6, #1
 800c540:	ea56 0200 	orrs.w	r2, r6, r0
 800c544:	ee07 5a10 	vmov	s14, r5
 800c548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c54c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800c550:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c554:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800c558:	ee17 4a10 	vmov	r4, s14
 800c55c:	bf08      	it	eq
 800c55e:	eeb0 8a40 	vmoveq.f32	s16, s0
 800c562:	2c00      	cmp	r4, #0
 800c564:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c568:	f340 8184 	ble.w	800c874 <__ieee754_powf+0x510>
 800c56c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800c570:	f340 80fc 	ble.w	800c76c <__ieee754_powf+0x408>
 800c574:	eddf 7a67 	vldr	s15, [pc, #412]	; 800c714 <__ieee754_powf+0x3b0>
 800c578:	ee28 0a27 	vmul.f32	s0, s16, s15
 800c57c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c580:	e742      	b.n	800c408 <__ieee754_powf+0xa4>
 800c582:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800c586:	bfbf      	itttt	lt
 800c588:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800c72c <__ieee754_powf+0x3c8>
 800c58c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800c590:	f06f 0217 	mvnlt.w	r2, #23
 800c594:	ee17 4a90 	vmovlt	r4, s15
 800c598:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800c59c:	bfa8      	it	ge
 800c59e:	2200      	movge	r2, #0
 800c5a0:	3b7f      	subs	r3, #127	; 0x7f
 800c5a2:	4413      	add	r3, r2
 800c5a4:	4a62      	ldr	r2, [pc, #392]	; (800c730 <__ieee754_powf+0x3cc>)
 800c5a6:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800c5aa:	4294      	cmp	r4, r2
 800c5ac:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800c5b0:	dd06      	ble.n	800c5c0 <__ieee754_powf+0x25c>
 800c5b2:	4a60      	ldr	r2, [pc, #384]	; (800c734 <__ieee754_powf+0x3d0>)
 800c5b4:	4294      	cmp	r4, r2
 800c5b6:	f340 80a5 	ble.w	800c704 <__ieee754_powf+0x3a0>
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800c5c0:	2400      	movs	r4, #0
 800c5c2:	4a5d      	ldr	r2, [pc, #372]	; (800c738 <__ieee754_powf+0x3d4>)
 800c5c4:	00a7      	lsls	r7, r4, #2
 800c5c6:	443a      	add	r2, r7
 800c5c8:	ee07 1a90 	vmov	s15, r1
 800c5cc:	ed92 7a00 	vldr	s14, [r2]
 800c5d0:	4a5a      	ldr	r2, [pc, #360]	; (800c73c <__ieee754_powf+0x3d8>)
 800c5d2:	ee37 6a27 	vadd.f32	s12, s14, s15
 800c5d6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800c5da:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800c5de:	1049      	asrs	r1, r1, #1
 800c5e0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800c5e4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800c5e8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800c5ec:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800c5f0:	ee06 1a10 	vmov	s12, r1
 800c5f4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800c5f8:	ee14 ca90 	vmov	ip, s9
 800c5fc:	ea02 0c0c 	and.w	ip, r2, ip
 800c600:	ee05 ca10 	vmov	s10, ip
 800c604:	eeb1 4a45 	vneg.f32	s8, s10
 800c608:	eee4 5a06 	vfma.f32	s11, s8, s12
 800c60c:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c610:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800c740 <__ieee754_powf+0x3dc>
 800c614:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800c618:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800c61c:	eee4 5a06 	vfma.f32	s11, s8, s12
 800c620:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800c624:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800c628:	eddf 5a46 	vldr	s11, [pc, #280]	; 800c744 <__ieee754_powf+0x3e0>
 800c62c:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800c630:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c748 <__ieee754_powf+0x3e4>
 800c634:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c638:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800c71c <__ieee754_powf+0x3b8>
 800c63c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c640:	eddf 5a42 	vldr	s11, [pc, #264]	; 800c74c <__ieee754_powf+0x3e8>
 800c644:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c648:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800c750 <__ieee754_powf+0x3ec>
 800c64c:	ee75 6a24 	vadd.f32	s13, s10, s9
 800c650:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c654:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c658:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800c65c:	eef0 7a65 	vmov.f32	s15, s11
 800c660:	eee3 6a87 	vfma.f32	s13, s7, s14
 800c664:	eee5 7a05 	vfma.f32	s15, s10, s10
 800c668:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c66c:	ee17 1a90 	vmov	r1, s15
 800c670:	4011      	ands	r1, r2
 800c672:	ee07 1a90 	vmov	s15, r1
 800c676:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800c67a:	eddf 5a36 	vldr	s11, [pc, #216]	; 800c754 <__ieee754_powf+0x3f0>
 800c67e:	eea4 7a05 	vfma.f32	s14, s8, s10
 800c682:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c686:	ee27 7a24 	vmul.f32	s14, s14, s9
 800c68a:	eea7 7a86 	vfma.f32	s14, s15, s12
 800c68e:	eeb0 6a47 	vmov.f32	s12, s14
 800c692:	eea5 6a27 	vfma.f32	s12, s10, s15
 800c696:	ee16 1a10 	vmov	r1, s12
 800c69a:	4011      	ands	r1, r2
 800c69c:	ee06 1a90 	vmov	s13, r1
 800c6a0:	eee4 6a27 	vfma.f32	s13, s8, s15
 800c6a4:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800c758 <__ieee754_powf+0x3f4>
 800c6a8:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c6ac:	ee06 1a10 	vmov	s12, r1
 800c6b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6b4:	eddf 7a29 	vldr	s15, [pc, #164]	; 800c75c <__ieee754_powf+0x3f8>
 800c6b8:	4929      	ldr	r1, [pc, #164]	; (800c760 <__ieee754_powf+0x3fc>)
 800c6ba:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c6be:	4439      	add	r1, r7
 800c6c0:	edd1 7a00 	vldr	s15, [r1]
 800c6c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c6c8:	ee07 3a90 	vmov	s15, r3
 800c6cc:	eef0 0a47 	vmov.f32	s1, s14
 800c6d0:	4b24      	ldr	r3, [pc, #144]	; (800c764 <__ieee754_powf+0x400>)
 800c6d2:	eee6 0a25 	vfma.f32	s1, s12, s11
 800c6d6:	443b      	add	r3, r7
 800c6d8:	ed93 5a00 	vldr	s10, [r3]
 800c6dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c6e0:	ee70 0a85 	vadd.f32	s1, s1, s10
 800c6e4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800c6e8:	ee17 3a90 	vmov	r3, s15
 800c6ec:	4013      	ands	r3, r2
 800c6ee:	ee07 3a90 	vmov	s15, r3
 800c6f2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c6f6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c6fa:	eee6 7a65 	vfms.f32	s15, s12, s11
 800c6fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c702:	e70e      	b.n	800c522 <__ieee754_powf+0x1be>
 800c704:	2401      	movs	r4, #1
 800c706:	e75c      	b.n	800c5c2 <__ieee754_powf+0x25e>
 800c708:	0800cc99 	.word	0x0800cc99
 800c70c:	00000000 	.word	0x00000000
 800c710:	3f7ffff7 	.word	0x3f7ffff7
 800c714:	7149f2ca 	.word	0x7149f2ca
 800c718:	3f800007 	.word	0x3f800007
 800c71c:	3eaaaaab 	.word	0x3eaaaaab
 800c720:	36eca570 	.word	0x36eca570
 800c724:	3fb8aa3b 	.word	0x3fb8aa3b
 800c728:	3fb8aa00 	.word	0x3fb8aa00
 800c72c:	4b800000 	.word	0x4b800000
 800c730:	001cc471 	.word	0x001cc471
 800c734:	005db3d6 	.word	0x005db3d6
 800c738:	0800ce54 	.word	0x0800ce54
 800c73c:	fffff000 	.word	0xfffff000
 800c740:	3e6c3255 	.word	0x3e6c3255
 800c744:	3e53f142 	.word	0x3e53f142
 800c748:	3e8ba305 	.word	0x3e8ba305
 800c74c:	3edb6db7 	.word	0x3edb6db7
 800c750:	3f19999a 	.word	0x3f19999a
 800c754:	3f763800 	.word	0x3f763800
 800c758:	3f76384f 	.word	0x3f76384f
 800c75c:	369dc3a0 	.word	0x369dc3a0
 800c760:	0800ce64 	.word	0x0800ce64
 800c764:	0800ce5c 	.word	0x0800ce5c
 800c768:	3338aa3c 	.word	0x3338aa3c
 800c76c:	f040 8092 	bne.w	800c894 <__ieee754_powf+0x530>
 800c770:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800c768 <__ieee754_powf+0x404>
 800c774:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c778:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c77c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c784:	f73f aef6 	bgt.w	800c574 <__ieee754_powf+0x210>
 800c788:	15db      	asrs	r3, r3, #23
 800c78a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800c78e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c792:	4103      	asrs	r3, r0
 800c794:	4423      	add	r3, r4
 800c796:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c79a:	4947      	ldr	r1, [pc, #284]	; (800c8b8 <__ieee754_powf+0x554>)
 800c79c:	3a7f      	subs	r2, #127	; 0x7f
 800c79e:	4111      	asrs	r1, r2
 800c7a0:	ea23 0101 	bic.w	r1, r3, r1
 800c7a4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800c7a8:	ee07 1a10 	vmov	s14, r1
 800c7ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c7b0:	f1c2 0217 	rsb	r2, r2, #23
 800c7b4:	4110      	asrs	r0, r2
 800c7b6:	2c00      	cmp	r4, #0
 800c7b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c7bc:	bfb8      	it	lt
 800c7be:	4240      	neglt	r0, r0
 800c7c0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c7c4:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c8bc <__ieee754_powf+0x558>
 800c7c8:	ee17 3a10 	vmov	r3, s14
 800c7cc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c7d0:	f023 030f 	bic.w	r3, r3, #15
 800c7d4:	ee07 3a10 	vmov	s14, r3
 800c7d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c7dc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c7e0:	eddf 7a37 	vldr	s15, [pc, #220]	; 800c8c0 <__ieee754_powf+0x55c>
 800c7e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7e8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800c7ec:	eddf 6a35 	vldr	s13, [pc, #212]	; 800c8c4 <__ieee754_powf+0x560>
 800c7f0:	eeb0 0a67 	vmov.f32	s0, s15
 800c7f4:	eea7 0a26 	vfma.f32	s0, s14, s13
 800c7f8:	eeb0 6a40 	vmov.f32	s12, s0
 800c7fc:	eea7 6a66 	vfms.f32	s12, s14, s13
 800c800:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c804:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c808:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800c8c8 <__ieee754_powf+0x564>
 800c80c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800c8cc <__ieee754_powf+0x568>
 800c810:	eea7 6a26 	vfma.f32	s12, s14, s13
 800c814:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800c8d0 <__ieee754_powf+0x56c>
 800c818:	eee6 6a07 	vfma.f32	s13, s12, s14
 800c81c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800c8d4 <__ieee754_powf+0x570>
 800c820:	eea6 6a87 	vfma.f32	s12, s13, s14
 800c824:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800c8d8 <__ieee754_powf+0x574>
 800c828:	eee6 6a07 	vfma.f32	s13, s12, s14
 800c82c:	eeb0 6a40 	vmov.f32	s12, s0
 800c830:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c834:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c838:	eeb0 7a46 	vmov.f32	s14, s12
 800c83c:	ee77 6a66 	vsub.f32	s13, s14, s13
 800c840:	ee20 6a06 	vmul.f32	s12, s0, s12
 800c844:	eee0 7a27 	vfma.f32	s15, s0, s15
 800c848:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800c84c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c850:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c854:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c858:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c85c:	ee10 3a10 	vmov	r3, s0
 800c860:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c864:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c868:	da1a      	bge.n	800c8a0 <__ieee754_powf+0x53c>
 800c86a:	f000 f8b1 	bl	800c9d0 <scalbnf>
 800c86e:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c872:	e5c9      	b.n	800c408 <__ieee754_powf+0xa4>
 800c874:	4a19      	ldr	r2, [pc, #100]	; (800c8dc <__ieee754_powf+0x578>)
 800c876:	4293      	cmp	r3, r2
 800c878:	dd02      	ble.n	800c880 <__ieee754_powf+0x51c>
 800c87a:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c8e0 <__ieee754_powf+0x57c>
 800c87e:	e67b      	b.n	800c578 <__ieee754_powf+0x214>
 800c880:	d108      	bne.n	800c894 <__ieee754_powf+0x530>
 800c882:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c886:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c88e:	f6ff af7b 	blt.w	800c788 <__ieee754_powf+0x424>
 800c892:	e7f2      	b.n	800c87a <__ieee754_powf+0x516>
 800c894:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800c898:	f73f af76 	bgt.w	800c788 <__ieee754_powf+0x424>
 800c89c:	2000      	movs	r0, #0
 800c89e:	e78f      	b.n	800c7c0 <__ieee754_powf+0x45c>
 800c8a0:	ee00 3a10 	vmov	s0, r3
 800c8a4:	e7e3      	b.n	800c86e <__ieee754_powf+0x50a>
 800c8a6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c8aa:	e5ad      	b.n	800c408 <__ieee754_powf+0xa4>
 800c8ac:	eeb0 0a68 	vmov.f32	s0, s17
 800c8b0:	e5aa      	b.n	800c408 <__ieee754_powf+0xa4>
 800c8b2:	eeb0 0a48 	vmov.f32	s0, s16
 800c8b6:	e5a7      	b.n	800c408 <__ieee754_powf+0xa4>
 800c8b8:	007fffff 	.word	0x007fffff
 800c8bc:	3f317218 	.word	0x3f317218
 800c8c0:	35bfbe8c 	.word	0x35bfbe8c
 800c8c4:	3f317200 	.word	0x3f317200
 800c8c8:	3331bb4c 	.word	0x3331bb4c
 800c8cc:	b5ddea0e 	.word	0xb5ddea0e
 800c8d0:	388ab355 	.word	0x388ab355
 800c8d4:	bb360b61 	.word	0xbb360b61
 800c8d8:	3e2aaaab 	.word	0x3e2aaaab
 800c8dc:	43160000 	.word	0x43160000
 800c8e0:	0da24260 	.word	0x0da24260

0800c8e4 <__ieee754_sqrtf>:
 800c8e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c8e8:	4770      	bx	lr

0800c8ea <matherr>:
 800c8ea:	2000      	movs	r0, #0
 800c8ec:	4770      	bx	lr

0800c8ee <fabsf>:
 800c8ee:	ee10 3a10 	vmov	r3, s0
 800c8f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c8f6:	ee00 3a10 	vmov	s0, r3
 800c8fa:	4770      	bx	lr

0800c8fc <finitef>:
 800c8fc:	ee10 3a10 	vmov	r3, s0
 800c900:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800c904:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800c908:	bfac      	ite	ge
 800c90a:	2000      	movge	r0, #0
 800c90c:	2001      	movlt	r0, #1
 800c90e:	4770      	bx	lr

0800c910 <nanf>:
 800c910:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c918 <nanf+0x8>
 800c914:	4770      	bx	lr
 800c916:	bf00      	nop
 800c918:	7fc00000 	.word	0x7fc00000

0800c91c <rintf>:
 800c91c:	b513      	push	{r0, r1, r4, lr}
 800c91e:	ee10 1a10 	vmov	r1, s0
 800c922:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c926:	0ddc      	lsrs	r4, r3, #23
 800c928:	3c7f      	subs	r4, #127	; 0x7f
 800c92a:	2c16      	cmp	r4, #22
 800c92c:	dc46      	bgt.n	800c9bc <rintf+0xa0>
 800c92e:	b32b      	cbz	r3, 800c97c <rintf+0x60>
 800c930:	2c00      	cmp	r4, #0
 800c932:	ee10 2a10 	vmov	r2, s0
 800c936:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800c93a:	da21      	bge.n	800c980 <rintf+0x64>
 800c93c:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800c940:	425b      	negs	r3, r3
 800c942:	4a21      	ldr	r2, [pc, #132]	; (800c9c8 <rintf+0xac>)
 800c944:	0a5b      	lsrs	r3, r3, #9
 800c946:	0d09      	lsrs	r1, r1, #20
 800c948:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c94c:	0509      	lsls	r1, r1, #20
 800c94e:	430b      	orrs	r3, r1
 800c950:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800c954:	ee07 3a90 	vmov	s15, r3
 800c958:	edd2 6a00 	vldr	s13, [r2]
 800c95c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800c960:	ed8d 7a01 	vstr	s14, [sp, #4]
 800c964:	eddd 7a01 	vldr	s15, [sp, #4]
 800c968:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c96c:	ee17 3a90 	vmov	r3, s15
 800c970:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c974:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800c978:	ee00 3a10 	vmov	s0, r3
 800c97c:	b002      	add	sp, #8
 800c97e:	bd10      	pop	{r4, pc}
 800c980:	4b12      	ldr	r3, [pc, #72]	; (800c9cc <rintf+0xb0>)
 800c982:	4123      	asrs	r3, r4
 800c984:	4219      	tst	r1, r3
 800c986:	d0f9      	beq.n	800c97c <rintf+0x60>
 800c988:	085b      	lsrs	r3, r3, #1
 800c98a:	4219      	tst	r1, r3
 800c98c:	d006      	beq.n	800c99c <rintf+0x80>
 800c98e:	ea21 0203 	bic.w	r2, r1, r3
 800c992:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c996:	fa43 f404 	asr.w	r4, r3, r4
 800c99a:	4322      	orrs	r2, r4
 800c99c:	4b0a      	ldr	r3, [pc, #40]	; (800c9c8 <rintf+0xac>)
 800c99e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c9a2:	ed90 7a00 	vldr	s14, [r0]
 800c9a6:	ee07 2a90 	vmov	s15, r2
 800c9aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9ae:	edcd 7a01 	vstr	s15, [sp, #4]
 800c9b2:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c9b6:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c9ba:	e7df      	b.n	800c97c <rintf+0x60>
 800c9bc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c9c0:	d3dc      	bcc.n	800c97c <rintf+0x60>
 800c9c2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c9c6:	e7d9      	b.n	800c97c <rintf+0x60>
 800c9c8:	0800ce6c 	.word	0x0800ce6c
 800c9cc:	007fffff 	.word	0x007fffff

0800c9d0 <scalbnf>:
 800c9d0:	b508      	push	{r3, lr}
 800c9d2:	ee10 2a10 	vmov	r2, s0
 800c9d6:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800c9da:	ed2d 8b02 	vpush	{d8}
 800c9de:	eef0 0a40 	vmov.f32	s1, s0
 800c9e2:	d004      	beq.n	800c9ee <scalbnf+0x1e>
 800c9e4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c9e8:	d306      	bcc.n	800c9f8 <scalbnf+0x28>
 800c9ea:	ee70 0a00 	vadd.f32	s1, s0, s0
 800c9ee:	ecbd 8b02 	vpop	{d8}
 800c9f2:	eeb0 0a60 	vmov.f32	s0, s1
 800c9f6:	bd08      	pop	{r3, pc}
 800c9f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c9fc:	d21c      	bcs.n	800ca38 <scalbnf+0x68>
 800c9fe:	4b1f      	ldr	r3, [pc, #124]	; (800ca7c <scalbnf+0xac>)
 800ca00:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800ca80 <scalbnf+0xb0>
 800ca04:	4298      	cmp	r0, r3
 800ca06:	ee60 0a27 	vmul.f32	s1, s0, s15
 800ca0a:	db10      	blt.n	800ca2e <scalbnf+0x5e>
 800ca0c:	ee10 2a90 	vmov	r2, s1
 800ca10:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800ca14:	3b19      	subs	r3, #25
 800ca16:	4403      	add	r3, r0
 800ca18:	2bfe      	cmp	r3, #254	; 0xfe
 800ca1a:	dd0f      	ble.n	800ca3c <scalbnf+0x6c>
 800ca1c:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800ca84 <scalbnf+0xb4>
 800ca20:	eeb0 0a48 	vmov.f32	s0, s16
 800ca24:	f000 f834 	bl	800ca90 <copysignf>
 800ca28:	ee60 0a08 	vmul.f32	s1, s0, s16
 800ca2c:	e7df      	b.n	800c9ee <scalbnf+0x1e>
 800ca2e:	eddf 7a16 	vldr	s15, [pc, #88]	; 800ca88 <scalbnf+0xb8>
 800ca32:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800ca36:	e7da      	b.n	800c9ee <scalbnf+0x1e>
 800ca38:	0ddb      	lsrs	r3, r3, #23
 800ca3a:	e7ec      	b.n	800ca16 <scalbnf+0x46>
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	dd06      	ble.n	800ca4e <scalbnf+0x7e>
 800ca40:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800ca44:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800ca48:	ee00 3a90 	vmov	s1, r3
 800ca4c:	e7cf      	b.n	800c9ee <scalbnf+0x1e>
 800ca4e:	f113 0f16 	cmn.w	r3, #22
 800ca52:	da06      	bge.n	800ca62 <scalbnf+0x92>
 800ca54:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ca58:	4298      	cmp	r0, r3
 800ca5a:	dcdf      	bgt.n	800ca1c <scalbnf+0x4c>
 800ca5c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800ca88 <scalbnf+0xb8>
 800ca60:	e7de      	b.n	800ca20 <scalbnf+0x50>
 800ca62:	3319      	adds	r3, #25
 800ca64:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800ca68:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800ca6c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800ca8c <scalbnf+0xbc>
 800ca70:	ee07 3a10 	vmov	s14, r3
 800ca74:	ee67 0a27 	vmul.f32	s1, s14, s15
 800ca78:	e7b9      	b.n	800c9ee <scalbnf+0x1e>
 800ca7a:	bf00      	nop
 800ca7c:	ffff3cb0 	.word	0xffff3cb0
 800ca80:	4c000000 	.word	0x4c000000
 800ca84:	7149f2ca 	.word	0x7149f2ca
 800ca88:	0da24260 	.word	0x0da24260
 800ca8c:	33000000 	.word	0x33000000

0800ca90 <copysignf>:
 800ca90:	ee10 3a10 	vmov	r3, s0
 800ca94:	ee10 2a90 	vmov	r2, s1
 800ca98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca9c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800caa0:	4313      	orrs	r3, r2
 800caa2:	ee00 3a10 	vmov	s0, r3
 800caa6:	4770      	bx	lr

0800caa8 <_init>:
 800caa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caaa:	bf00      	nop
 800caac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caae:	bc08      	pop	{r3}
 800cab0:	469e      	mov	lr, r3
 800cab2:	4770      	bx	lr

0800cab4 <_fini>:
 800cab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab6:	bf00      	nop
 800cab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caba:	bc08      	pop	{r3}
 800cabc:	469e      	mov	lr, r3
 800cabe:	4770      	bx	lr
