Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Fri Aug 30 14:18:23 2019
| Host             : mahanadi running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file assign4_power_routed.rpt -pb assign4_power_summary_routed.pb -rpx assign4_power_routed.rpx
| Design           : assign4
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.080 |
| Dynamic (W)              | 0.008 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      105 |       --- |             --- |
|   LUT as Logic |    <0.001 |       45 |     20800 |            0.22 |
|   Register     |    <0.001 |       16 |     41600 |            0.04 |
|   Others       |     0.000 |       32 |       --- |             --- |
| Signals        |    <0.001 |       73 |       --- |             --- |
| I/O            |     0.007 |       28 |       106 |           26.42 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.080 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.001 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                   |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                          |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                          |
| Device models               | High       | Device models are Production                           |                                                                                                          |
|                             |            |                                                        |                                                                                                          |
| Overall confidence level    | Low        |                                                        |                                                                                                          |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------+-----------+
| Name        | Power (W) |
+-------------+-----------+
| assign4     |     0.008 |
|   XLXI_13   |    <0.001 |
|   XLXI_18   |    <0.001 |
|     XLXI_65 |    <0.001 |
|     XLXI_66 |    <0.001 |
|     XLXI_67 |    <0.001 |
|     XLXI_68 |    <0.001 |
|     XLXI_69 |    <0.001 |
|     XLXI_70 |    <0.001 |
|     XLXI_71 |    <0.001 |
|     XLXI_72 |    <0.001 |
|     XLXI_73 |    <0.001 |
|     XLXI_74 |    <0.001 |
|     XLXI_75 |    <0.001 |
|     XLXI_76 |    <0.001 |
|     XLXI_77 |    <0.001 |
|     XLXI_78 |    <0.001 |
|     XLXI_79 |    <0.001 |
|     XLXI_80 |    <0.001 |
+-------------+-----------+


