module design3(
    finput[3:0] in,
    foutput [3:0] out
);

    assign out[0] = in[0];

endmodule