GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":1)
WARN  (EX3792) : Literal value 'h8B00_00016 truncated to fit in 32 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":73)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v'
WARN  (EX3792) : Literal value 'hFFFFFF truncated to fit in 22 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v":50)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\seven_segment.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":1)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":57)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2c.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2capi.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\screen.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v":61)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v'
WARN  (SYS-1203) : Column %u exceeds maximum value %u("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":54)
Undeclared symbol 'douta', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":87)
Undeclared symbol 'dinb', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":104)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":1)
Undeclared symbol 'memReady', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":64)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 64("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":77)
Undeclared symbol 'btn_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":91)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":92)
Undeclared symbol 'counter27M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":95)
Undeclared symbol 'counter1M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":96)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":106)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":107)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":108)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 108("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":127)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 91("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":128)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 106("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":137)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 107("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":138)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 92("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":139)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 96("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":231)
WARN  (EX3638) : 'counter27M' is already implicitly declared on line 95("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":238)
Compiling module 'top'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":3)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":35)
Compiling module 'cpu'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":9)
Compiling module 'signExtend'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":4)
Compiling module 'RegFile'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":7)
Compiling module 'SignExtendSelector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":4)
Compiling module 'control_main'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":5)
Compiling module 'control_stall_id'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":6)
Compiling module 'ALUCPU'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":4)
Compiling module 'control_alu'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":5)
Compiling module 'control_bypass_ex'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":4)
Compiling module 'control_branch'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":4)
Compiling module 'mem_read_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":4)
Compiling module 'bus'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":3)
Compiling module 'memory'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":3)
Extracting RAM for identifier 'data_mem'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":78)
Compiling module 'buttonModule'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v":44)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":134)
Compiling module 'flashController'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":1)
Compiling module 'flashNavigator'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":20)
Extracting RAM for identifier 'stored_characters'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":93)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":150)
Compiling module 'programMemory'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":1)
Compiling module 'Gowin_DPB_program'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":56)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":57)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":65)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":77)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":78)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":86)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":98)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":99)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":107)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":119)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":120)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":128)
WARN  (EX1998) : Net 'dina' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":57)
Compiling module 'Gowin_rPLL'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v":10)
Compiling module 'VGAMod'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":54)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":65)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":72)
Compiling module 'Gowin_DPB'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v":10)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":87)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":94)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":97)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":103)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":104)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":109)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":116)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":119)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":125)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":126)
WARN  (EX1998) : Net 'dinb' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":104)
Compiling module 'cpuTimer'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":274)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":306)
WARN  (EX1998) : Net 'debug' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":78)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "io_scl" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":8)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input btnExternal is unused("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":24)
WARN  (CV0017) : Inout io_sda is unused("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":7)
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_31_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_31_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_31_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_30_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_30_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_30_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_29_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_29_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_29_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_28_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_28_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_28_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_27_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_27_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_27_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_26_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_26_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_26_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_25_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_25_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_25_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_24_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_24_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_24_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_23_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_23_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_23_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_22_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_22_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_22_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_21_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_21_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_21_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_20_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_20_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_20_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_19_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_19_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_19_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_18_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_18_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_18_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_17_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_17_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_17_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_16_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_16_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_16_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_15_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_15_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_15_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_14_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_14_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_14_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_13_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_13_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_13_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_12_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_12_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_12_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_11_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_11_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_11_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_10_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_10_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_10_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_9_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_9_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_9_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_8_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_8_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_8_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_7_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_7_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_7_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_6_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_6_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_6_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_5_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_5_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_5_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_4_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_4_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_4_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_3_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_3_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_3_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_2_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_2_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_2_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_1_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_1_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_1_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_0_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_0_s6"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "cpu_1/PC_OLD_0_s3"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":417)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":310)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":195)
[95%] Generate netlist file "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg" completed
[100%] Generate report file "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY_syn.rpt.html" completed
GowinSynthesis finish
