# Reading pref.tcl
# do ram_run_msim_gate_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# Errors: 0, Warnings: 1
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap altera_mf ./vhdl_libs/altera_mf 
# Copying C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work altera_mf {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:46 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera_mf c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 18:01:47 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:47 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera_mf c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 18:01:49 on Aug 26,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# Errors: 0, Warnings: 1
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap altera ./vhdl_libs/altera 
# Modifying modelsim.ini
# vcom -93 -work altera {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:49 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera c:/altera/13.0sp1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 18:01:49 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:49 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera c:/altera/13.0sp1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 18:01:49 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/altera/13.0sp1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:49 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera c:/altera/13.0sp1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 18:01:49 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:50 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera c:/altera/13.0sp1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 18:01:50 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:50 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 18:01:50 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:50 on Aug 26,2021
# vcom -reportprogress 300 -93 -work altera c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 18:01:50 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# Errors: 0, Warnings: 1
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap lpm ./vhdl_libs/lpm 
# Modifying modelsim.ini
# vcom -93 -work lpm {c:/altera/13.0sp1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:51 on Aug 26,2021
# vcom -reportprogress 300 -93 -work lpm c:/altera/13.0sp1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 18:01:51 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:51 on Aug 26,2021
# vcom -reportprogress 300 -93 -work lpm c:/altera/13.0sp1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 18:01:51 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# Errors: 0, Warnings: 1
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap sgate ./vhdl_libs/sgate 
# Modifying modelsim.ini
# vcom -93 -work sgate {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:51 on Aug 26,2021
# vcom -reportprogress 300 -93 -work sgate c:/altera/13.0sp1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 18:01:52 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:52 on Aug 26,2021
# vcom -reportprogress 300 -93 -work sgate c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 18:01:52 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cycloneiv_hssi
# vmap cycloneiv_hssi ./vhdl_libs/cycloneiv_hssi
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap cycloneiv_hssi ./vhdl_libs/cycloneiv_hssi 
# Modifying modelsim.ini
# vcom -93 -work cycloneiv_hssi {c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:52 on Aug 26,2021
# vcom -reportprogress 300 -93 -work cycloneiv_hssi c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package CYCLONEIV_HSSI_COMPONENTS
# -- Compiling package body CYCLONEIV_HSSI_COMPONENTS
# -- Loading package CYCLONEIV_HSSI_COMPONENTS
# End time: 18:01:53 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work cycloneiv_hssi {c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:01:53 on Aug 26,2021
# vcom -reportprogress 300 -93 -work cycloneiv_hssi c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package CYCLONEIV_HSSI_COMPONENTS
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling architecture vital_cycloneiv_hssi_tx_pma_sub_reg of cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling architecture vital_tx_out_block of cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling architecture vital_tx_reg of cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity cycloneiv_hssi_tx_pma_sub_reg
# -- Loading entity cycloneiv_hssi_tx_pma_sub_out_block
# -- Loading entity cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling architecture vital_transmitter_atom of cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling architecture div_by_2_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# ** Warning: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_atoms.vhd(489): (vcom-1615) Existing entity 'cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2' at line 453 will be overwritten.
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# ** Warning: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_atoms.vhd(496): (vcom-1615) Existing architecture 'cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2(div_by_2_arch)' at line 460 will be overwritten.
# -- Compiling architecture div_by_2_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Loading entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling architecture clk_gen_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling architecture rcv_det_sync_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling architecture rcv_det_fsm_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Loading entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Loading entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling architecture rcv_det_control_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Loading entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Loading entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling architecture rcv_det_digital_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Loading entity cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling entity cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling architecture tx_rx_det_arch of cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling entity cycloneiv_hssi_tx_pma
# -- Compiling architecture trans of cycloneiv_hssi_tx_pma
# -- Compiling entity cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling architecture trans of cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling entity cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling architecture trans of cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling entity cycloneiv_hssi_rx_pma
# -- Compiling architecture trans of cycloneiv_hssi_rx_pma
# -- Compiling entity cycloneiv_hssi_pcs_reset
# -- Compiling architecture trans of cycloneiv_hssi_pcs_reset
# -- Compiling entity cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling architecture trans of cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling entity cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling architecture trans of cycloneiv_hssi_phystatus_generator_fsm
# -- Loading package sgate_pack
# -- Compiling entity cycloneiv_hssi_phystatus_generator
# -- Compiling architecture RTL of cycloneiv_hssi_phystatus_generator
# -- Compiling entity cycloneiv_hssi_rx_pipe_interface
# -- Compiling architecture RTL of cycloneiv_hssi_rx_pipe_interface
# -- Compiling entity cycloneiv_hssi_tx_pipe_interface
# -- Compiling architecture RTL of cycloneiv_hssi_tx_pipe_interface
# -- Compiling entity cycloneiv_hssi_q_pipe_interface_top
# -- Compiling architecture trans of cycloneiv_hssi_q_pipe_interface_top
# -- Compiling entity cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling architecture trans of cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling entity cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling architecture trans of cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling entity cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling architecture trans of cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling entity cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling architecture trans of cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling entity cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling architecture trans of cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling entity cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling architecture RTL of cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling entity cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling architecture RTL of cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling entity cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling architecture RTL of cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling entity cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling architecture RTL of cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling entity cycloneiv_hssi_tx_digi
# -- Compiling architecture trans of cycloneiv_hssi_tx_digi
# -- Compiling entity cycloneiv_hssi_tx_pcs
# -- Compiling architecture trans of cycloneiv_hssi_tx_pcs
# -- Compiling entity cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling architecture trans of cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling entity cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling architecture trans of cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling entity cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling architecture trans of cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling entity cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling architecture trans of cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling entity cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling architecture trans of cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling entity cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling architecture trans of cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling entity cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling entity cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling entity cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling entity cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling entity cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling entity cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling entity cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling entity cycloneiv_hssi_rx_digi_freqdet
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_freqdet
# -- Compiling entity cycloneiv_hssi_rx_digi_eii_module
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_eii_module
# -- Compiling entity cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling entity cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling entity cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling entity cycloneiv_hssi_rx_digi_wordalign
# -- Compiling architecture RTL of cycloneiv_hssi_rx_digi_wordalign
# -- Compiling entity cycloneiv_hssi_rx_digi
# -- Compiling architecture trans of cycloneiv_hssi_rx_digi
# -- Compiling entity cycloneiv_hssi_rx_pcs
# -- Compiling architecture trans of cycloneiv_hssi_rx_pcs
# -- Compiling entity cycloneiv_hssi_dskw_sm
# -- Compiling architecture RTL of cycloneiv_hssi_dskw_sm
# -- Compiling entity cycloneiv_hssi_tx_sm
# -- Compiling architecture RTL of cycloneiv_hssi_tx_sm
# -- Compiling entity cycloneiv_hssi_rcv_sm
# -- Compiling architecture RTL of cycloneiv_hssi_rcv_sm
# -- Compiling entity cycloneiv_hssi_cmu_quad_reset
# -- Compiling architecture trans of cycloneiv_hssi_cmu_quad_reset
# -- Compiling entity cycloneiv_hssi_cmu_chnl_reset
# -- Compiling architecture trans of cycloneiv_hssi_cmu_chnl_reset
# -- Compiling entity cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling architecture trans of cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling entity cycloneiv_hssi_cmu_clk_gating
# -- Compiling architecture trans of cycloneiv_hssi_cmu_clk_gating
# -- Compiling entity cycloneiv_hssi_cmu_clk_ctl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_clk_ctl
# -- Compiling entity cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling entity cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling architecture trans of cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling entity cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling entity cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling entity cycloneiv_hssi_cmu_txclk_gating
# -- Compiling architecture trans of cycloneiv_hssi_cmu_txclk_gating
# -- Compiling entity cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling entity cycloneiv_hssi_cmu_dprio_bit
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_bit
# -- Compiling entity cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling entity cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling entity cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling entity cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling entity cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling entity cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling entity cycloneiv_hssi_cmu_dprio_status
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_status
# -- Compiling entity cycloneiv_hssi_cmu_dprio_addr
# -- Compiling architecture RTL of cycloneiv_hssi_cmu_dprio_addr
# -- Compiling entity cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling architecture RTL of cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling entity cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling architecture RTL of cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling entity cycloneiv_hssi_cmu_dprio_sm
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_sm
# -- Compiling entity cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling entity cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling entity cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling entity cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling entity cycloneiv_hssi_cmu_dprio_map
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_map
# -- Compiling entity cycloneiv_hssi_cmu_dprio_top
# -- Compiling architecture trans of cycloneiv_hssi_cmu_dprio_top
# -- Compiling entity cycloneiv_hssi_cmu
# -- Compiling architecture trans of cycloneiv_hssi_cmu
# -- Compiling entity cycloneiv_hssi_calibration_block
# -- Compiling architecture sim_calib_arch of cycloneiv_hssi_calibration_block
# End time: 18:02:03 on Aug 26,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 2
# 
# vlib vhdl_libs/cycloneiv_pcie_hip
# vmap cycloneiv_pcie_hip ./vhdl_libs/cycloneiv_pcie_hip
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap cycloneiv_pcie_hip ./vhdl_libs/cycloneiv_pcie_hip 
# Modifying modelsim.ini
# vcom -93 -work cycloneiv_pcie_hip {c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_pcie_hip_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:02:20 on Aug 26,2021
# vcom -reportprogress 300 -93 -work cycloneiv_pcie_hip c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_pcie_hip_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package CYCLONEIV_PCIE_HIP_COMPONENTS
# -- Compiling package body CYCLONEIV_PCIE_HIP_COMPONENTS
# -- Loading package CYCLONEIV_PCIE_HIP_COMPONENTS
# End time: 18:02:20 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work cycloneiv_pcie_hip {c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_pcie_hip_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 18:02:20 on Aug 26,2021
# vcom -reportprogress 300 -93 -work cycloneiv_pcie_hip c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneiv_pcie_hip_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package CYCLONEIV_PCIE_HIP_COMPONENTS
# -- Compiling entity cycloneiv_pciehip_param
# -- Compiling architecture trans of cycloneiv_pciehip_param
# -- Compiling entity cycloneiv_pciehip_clkmux
# -- Compiling architecture trans of cycloneiv_pciehip_clkmux
# -- Compiling entity cycloneiv_pciehip_dprio_bit
# -- Compiling architecture trans of cycloneiv_pciehip_dprio_bit
# -- Compiling entity cycloneiv_pciehip_dprio_16bit
# -- Compiling architecture trans of cycloneiv_pciehip_dprio_16bit
# -- Loading package sgate_pack
# -- Compiling entity cycloneiv_pciehip_dprio_addr
# -- Compiling architecture RTL of cycloneiv_pciehip_dprio_addr
# -- Compiling entity cycloneiv_pciehip_dprio_cnt
# -- Compiling architecture RTL of cycloneiv_pciehip_dprio_cnt
# -- Compiling entity cycloneiv_pciehip_dprio_ctl_data
# -- Compiling architecture RTL of cycloneiv_pciehip_dprio_ctl_data
# -- Compiling entity cycloneiv_pciehip_dprio_sm
# -- Compiling architecture trans of cycloneiv_pciehip_dprio_sm
# -- Compiling entity cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling architecture trans of cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling entity cycloneiv_pciehip_dprio_reg
# -- Compiling architecture trans of cycloneiv_pciehip_dprio_reg
# -- Compiling entity cycloneiv_pciehip_dprio_reg_top
# -- Compiling architecture trans of cycloneiv_pciehip_dprio_reg_top
# -- Compiling entity cycloneiv_pciehip_hip_dprio_top
# -- Compiling architecture trans of cycloneiv_pciehip_hip_dprio_top
# -- Compiling entity cycloneiv_pciehip_compute_bit
# -- Compiling architecture trans of cycloneiv_pciehip_compute_bit
# -- Compiling entity cycloneiv_pciehip_ecc_gen
# -- Compiling architecture trans of cycloneiv_pciehip_ecc_gen
# -- Compiling entity cycloneiv_pciehip_ecc_chk
# -- Compiling architecture trans of cycloneiv_pciehip_ecc_chk
# -- Compiling entity cycloneiv_pciehip_ecc_decoder
# -- Compiling architecture trans of cycloneiv_pciehip_ecc_decoder
# -- Compiling entity cycloneiv_pciehip_pulse_ext
# -- Compiling architecture trans of cycloneiv_pciehip_pulse_ext
# -- Compiling entity cycloneiv_pciehip_hip_mram
# -- Compiling architecture trans of cycloneiv_pciehip_hip_mram
# -- Compiling entity cycloneiv_pciehip_mram_top
# -- Compiling architecture trans of cycloneiv_pciehip_mram_top
# -- Compiling entity cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling architecture trans of cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling entity cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling architecture trans of cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling entity cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling architecture trans of cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling entity cycloneiv_pciehip_iei_detect
# -- Compiling architecture RTL of cycloneiv_pciehip_iei_detect
# -- Compiling entity cycloneiv_pciehip_pciexp_top_hip
# -- Compiling architecture RTL of cycloneiv_pciehip_pciexp_top_hip
# Load canceled
