// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1897\sampleModel1897_1_sub\Mysubsystem_23.v
// Created: 2024-07-02 10:41:16
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_23
// Source Path: sampleModel1897_1_sub/Subsystem/Mysubsystem_23
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_23
          (In1,
           Out1,
           Out2);


  input   [15:0] In1;  // uint16
  output  [31:0] Out1;  // ufix32_En15
  output  [15:0] Out2;  // uint16


  wire [15:0] cfblk101_const_val_1;  // uint16
  wire [15:0] cfblk101_out1;  // uint16
  wire [31:0] cfblk99_out1;  // ufix32_En15


  assign cfblk101_const_val_1 = 16'b0000000000000000;



  assign cfblk101_out1 = In1 + cfblk101_const_val_1;



  assign cfblk99_out1 = {1'b0, {cfblk101_out1, 15'b000000000000000}};



  assign Out1 = cfblk99_out1;

  assign Out2 = cfblk101_out1;

endmodule  // Mysubsystem_23

