$date
	Sat Sep 25 21:11:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder $end
$var wire 2 ! A [1:0] $end
$var wire 2 " B [1:0] $end
$var wire 2 # C_in [1:0] $end
$var wire 1 $ C_out $end
$var wire 1 % Z $end
$var wire 1 & Y $end
$var wire 2 ' X [1:0] $end
$var wire 2 ( S [1:0] $end
$scope module a1 $end
$var wire 2 ) A [1:0] $end
$var wire 1 & C $end
$var wire 1 * I $end
$var wire 1 + X $end
$var wire 1 , Y $end
$var wire 1 - Z $end
$var wire 2 . S [1:0] $end
$var wire 2 / B [1:0] $end
$upscope $end
$scope module a2 $end
$var wire 2 0 A [1:0] $end
$var wire 2 1 B [1:0] $end
$var wire 1 % C $end
$var wire 1 2 I $end
$var wire 1 3 X $end
$var wire 1 4 Y $end
$var wire 1 5 Z $end
$var wire 2 6 S [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 6
05
04
03
02
b0 1
b0 0
b0 /
b0 .
0-
0,
0+
0*
b0 )
b0 (
b0 '
0&
0%
0$
b0 #
b0 "
b0 !
$end
#2000
b1 (
b1 .
b1 #
b1 )
#4000
b1 '
b1 /
b1 6
b1 (
b1 .
b1 "
b1 1
b0 #
b0 )
#6000
b10 (
b10 .
1+
b1 #
b1 )
#8000
1-
b10 '
b10 /
b10 6
15
b10 (
b10 .
0+
b10 "
b10 1
b0 #
b0 )
#10000
b11 (
b11 .
b1 #
b1 )
#12000
b11 '
b11 /
b11 6
b11 (
b11 .
b11 "
b11 1
b0 #
b0 )
#14000
1$
1&
1*
b0 (
b0 .
1+
b1 #
b1 )
#16000
0$
0-
0&
0*
b1 '
b1 /
b1 6
05
b1 (
b1 .
0+
b1 !
b1 0
b0 "
b0 1
b0 #
b0 )
#18000
b10 (
b10 .
1+
b1 #
b1 )
#20000
1-
b10 '
b10 /
b10 6
13
b10 (
b10 .
0+
b1 "
b1 1
b0 #
b0 )
#22000
b11 (
b11 .
b1 #
b1 )
#24000
1-
03
b11 '
b11 /
b11 6
15
b11 (
b11 .
b10 "
b10 1
b0 #
b0 )
#26000
1$
1&
1*
b0 (
b0 .
1+
b1 #
b1 )
#28000
0-
1%
0&
12
0*
b0 '
b0 /
b0 6
13
b0 (
b0 .
0+
b11 "
b11 1
b0 #
b0 )
#30000
b1 (
b1 .
b1 #
b1 )
#32000
1-
0$
0%
b10 '
b10 /
b10 6
02
03
b10 (
b10 .
b10 !
b10 0
b0 "
b0 1
b0 #
b0 )
#34000
b11 (
b11 .
b1 #
b1 )
#36000
b11 '
b11 /
b11 6
b11 (
b11 .
b1 "
b1 1
b0 #
b0 )
#38000
1$
1&
1*
b0 (
b0 .
1+
b1 #
b1 )
#40000
0-
0&
1%
0*
b0 '
b0 /
b0 6
05
14
b0 (
b0 .
0+
b10 "
b10 1
b0 #
b0 )
#42000
b1 (
b1 .
b1 #
b1 )
#44000
b1 '
b1 /
b1 6
b1 (
b1 .
b11 "
b11 1
b0 #
b0 )
#46000
b10 (
b10 .
1+
b1 #
b1 )
#48000
1-
0$
0%
b11 '
b11 /
b11 6
15
04
b11 (
b11 .
0+
b11 !
b11 0
b0 "
b0 1
b0 #
b0 )
#50000
1$
1&
1*
b0 (
b0 .
1+
b1 #
b1 )
#52000
0-
1%
0&
12
0*
b0 '
b0 /
b0 6
13
b0 (
b0 .
0+
b1 "
b1 1
b0 #
b0 )
#54000
b1 (
b1 .
b1 #
b1 )
#56000
0-
02
03
b1 '
b1 /
b1 6
05
14
b1 (
b1 .
b10 "
b10 1
b0 #
b0 )
#58000
b10 (
b10 .
1+
b1 #
b1 )
#60000
1-
b10 '
b10 /
b10 6
13
b10 (
b10 .
0+
b11 "
b11 1
b0 #
b0 )
#62000
b11 (
b11 .
b1 #
b1 )
#64001
