{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 21:33:31 2014 " "Info: Processing started: Fri Feb 21 21:33:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g09_lab2 -c g09_lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g09_lab2 -c g09_lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 bin\[0\] clock 4.319 ns memory " "Info: tsu for memory \"lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"bin\[0\]\", clock pin = \"clock\") is 4.319 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.208 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns bin\[0\] 1 PIN PIN_T8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T8; Fanout = 1; PIN Node = 'bin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[0] } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.206 ns) + CELL(0.159 ns) 7.208 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X17_Y5 8 " "Info: 2: + IC(6.206 ns) + CELL(0.159 ns) = 7.208 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.365 ns" { bin[0] lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 13.90 % ) " "Info: Total cell delay = 1.002 ns ( 13.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 86.10 % ) " "Info: Total interconnect delay = 6.206 ns ( 86.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.208 ns" { bin[0] lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.208 ns" { bin[0] {} bin[0]~combout {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 6.206ns } { 0.000ns 0.843ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.929 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.747 ns) 2.929 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.665 ns" { clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.53 % ) " "Info: Total cell delay = 1.773 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.47 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.929 ns" { clock clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.929 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.208 ns" { bin[0] lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.208 ns" { bin[0] {} bin[0]~combout {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 6.206ns } { 0.000ns 0.843ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.929 ns" { clock clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.929 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock BCD\[3\] lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 11.825 ns memory " "Info: tco from clock \"clock\" to destination pin \"BCD\[3\]\" through memory \"lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0\" is 11.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.929 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.747 ns) 2.929 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.665 ns" { clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.53 % ) " "Info: Total cell delay = 1.773 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.47 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.929 ns" { clock clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.929 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.662 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|q_a\[3\] 2 MEM M4K_X17_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(2.996 ns) 8.662 ns BCD\[3\] 3 PIN PIN_H10 0 " "Info: 3: + IC(2.289 ns) + CELL(2.996 ns) = 8.662 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'BCD\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.285 ns" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3] BCD[3] } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.373 ns ( 73.57 % ) " "Info: Total cell delay = 6.373 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.289 ns ( 26.43 % ) " "Info: Total interconnect delay = 2.289 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.662 ns" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3] BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.662 ns" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3] {} BCD[3] {} } { 0.000ns 0.000ns 2.289ns } { 0.000ns 3.377ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.929 ns" { clock clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.929 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.662 ns" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3] BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.662 ns" { lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3] {} BCD[3] {} } { 0.000ns 0.000ns 2.289ns } { 0.000ns 3.377ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg4 bin\[4\] clock -3.558 ns memory " "Info: th for memory \"lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"bin\[4\]\", clock pin = \"clock\") is -3.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.929 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.747 ns) 2.929 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.665 ns" { clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.53 % ) " "Info: Total cell delay = 1.773 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.47 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.929 ns" { clock clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.929 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.737 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns bin\[4\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'bin\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[4] } "NODE_NAME" } } { "g09_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g09_lab2/g09_binary_to_BCD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.714 ns) + CELL(0.159 ns) 6.737 ns lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X17_Y5 8 " "Info: 2: + IC(5.714 ns) + CELL(0.159 ns) = 6.737 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.873 ns" { bin[4] lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_qs01.tdf" "" { Text "C:/altera/91sp2/quartus/g09_lab2/db/altsyncram_qs01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.023 ns ( 15.18 % ) " "Info: Total cell delay = 1.023 ns ( 15.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.714 ns ( 84.82 % ) " "Info: Total interconnect delay = 5.714 ns ( 84.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.737 ns" { bin[4] lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.737 ns" { bin[4] {} bin[4]~combout {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.714ns } { 0.000ns 0.864ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.929 ns" { clock clock~clkctrl lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.929 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.737 ns" { bin[4] lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.737 ns" { bin[4] {} bin[4]~combout {} lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.714ns } { 0.000ns 0.864ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 21:33:31 2014 " "Info: Processing ended: Fri Feb 21 21:33:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
