ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 05, 2020 at 11:47:34 CST
ncverilog
	testfixture2.v
	../syn/FAS_syn.v
	-v
	../../tsmc13_neg.v
file: testfixture2.v
	module worklib.testfixture1:v
		errors: 0, warnings: 0
file: ../syn/FAS_syn.v
	module worklib.fft_butterFly_0_DW01_add_0_DW01_add_14:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW01_add_1_DW01_add_15:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW01_sub_2_DW01_sub_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW_mult_tc_2_DW_mult_tc_66:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW_mult_tc_1_DW_mult_tc_65:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW01_sub_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW01_sub_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW_mult_tc_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW_mult_tc_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_0:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_add_0_DW01_add_12:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_add_1_DW01_add_13:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW_mult_tc_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW_mult_tc_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_sub_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_sub_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW_mult_tc_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_sub_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_add_0_DW01_add_10:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_add_1_DW01_add_11:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW_mult_tc_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_sub_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW_mult_tc_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_sub_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_sub_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW_mult_tc_10:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_add_0_DW01_add_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_add_1_DW01_add_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW_mult_tc_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_sub_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_sub_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW_mult_tc_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_sub_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW_mult_tc_11:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_add_0_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_add_1_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW_mult_tc_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_sub_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW_mult_tc_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_sub_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_sub_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW_mult_tc_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_add_0_DW01_add_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_add_1_DW01_add_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW_mult_tc_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_sub_5:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_sub_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW_mult_tc_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_sub_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW_mult_tc_11:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_add_0_DW01_add_2:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_add_1_DW01_add_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW_mult_tc_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW_mult_tc_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_sub_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_sub_3:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_sub_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW_mult_tc_10:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_2:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_add_0:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_add_1:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW_mult_tc_4:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_sub_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW_mult_tc_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_sub_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_add_6:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_sub_8:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW_mult_tc_10:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1_DW01_add_7:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly_1:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_0:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_1:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_2:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_3:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_4:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_5:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_6:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_7:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_8:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_9:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_10:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_11:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_12:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_13:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_cmp_14:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_7:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_6:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_3_DW01_add_19:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_5:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_4:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_2_DW01_add_18:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_23:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_22:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_11_DW01_add_27:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_31:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_30:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_15_DW01_add_31:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_27:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_26:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_13_DW01_add_29:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_25:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_24:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_12_DW01_add_28:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_29:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_28:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_14_DW01_add_30:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_3:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_2:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_1_DW01_add_17:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_17:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_16:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_8_DW01_add_24:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_13:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_12:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_6_DW01_add_22:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_11:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_10:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_5_DW01_add_21:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_15:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_14:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_7_DW01_add_23:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_9:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_8:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_4_DW01_add_20:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_21:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_20:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_10_DW01_add_26:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_19:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_18:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_9_DW01_add_25:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_1:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_0:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_0_DW01_add_16:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_66:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_71:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_64:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_67:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_69:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_68:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_75:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_65:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_74:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_70:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_79:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_80:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_72:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_84:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_78:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_82:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_86:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_83:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_73:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_76:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_77:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_85:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_87:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_69:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_67:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_74:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_64:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_58:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_60:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_66:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_61:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_53:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_59:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_68:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_71:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_56:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_49:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_57:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_50:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_65:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_51:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_54:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_55:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_88:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_89:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_90:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_91:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_92:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_93:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_83:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_78:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_80:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_79:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_85:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_84:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_86:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_inc_4:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_87:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_92:v
		errors: 0, warnings: 0
	module worklib.FAS_DW_mult_tc_97:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_93:v
		errors: 0, warnings: 0
	module worklib.FAS_DW01_add_94:v
		errors: 0, warnings: 0
	module worklib.FAS:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX4 \data_buffer_reg[24][15]  ( .D(n3485), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152015|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][15]  ( .D(n3482), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152017|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][14]  ( .D(n10003), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152019|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][14]  ( .D(n3457), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152021|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][14]  ( .D(n3456), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152023|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][14]  ( .D(n3455), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152025|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][14]  ( .D(n9984), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152027|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[8][13]  ( .D(n9945), .CK(clk), .RN(n11871), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152029|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][13]  ( .D(n9944), .CK(clk), .RN(n11871), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152031|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][13]  ( .D(n9935), .CK(clk), .RN(n11871), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152033|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][13]  ( .D(n9925), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152035|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][13]  ( .D(n9923), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152037|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][13]  ( .D(n9922), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152039|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][12]  ( .D(n9893), .CK(clk), .RN(n11873), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152041|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[13][12]  ( .D(n9885), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152043|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][12]  ( .D(n9877), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152045|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][12]  ( .D(n9876), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152047|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][12]  ( .D(n9875), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152049|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][12]  ( .D(n3393), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152051|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][12]  ( .D(n9871), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152053|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][12]  ( .D(n9869), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152055|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][11]  ( .D(n3365), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152057|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][11]  ( .D(n9819), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152059|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][11]  ( .D(n3363), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152061|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][11]  ( .D(n9817), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152063|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][11]  ( .D(n3361), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152065|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][11]  ( .D(n3360), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152067|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][11]  ( .D(n9814), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152069|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][10]  ( .D(n3333), .CK(clk), .RN(n11879), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152071|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][10]  ( .D(n9759), .CK(clk), .RN(n11879), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152073|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][10]  ( .D(n9758), .CK(clk), .RN(n11879), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152075|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][10]  ( .D(n9757), .CK(clk), .RN(n11879), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152077|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][10]  ( .D(n3327), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152079|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][10]  ( .D(n9749), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152081|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[7][9]  ( .D(n9723), .CK(clk), .RN(n11881), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152083|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][9]  ( .D(n9706), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152085|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][9]  ( .D(n9705), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152087|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][9]  ( .D(n3299), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152089|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][9]  ( .D(n3298), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152091|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][9]  ( .D(n9703), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152093|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][9]  ( .D(n9700), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152095|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][9]  ( .D(n9698), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152097|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][8]  ( .D(n9651), .CK(clk), .RN(n11884), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152099|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][8]  ( .D(n9650), .CK(clk), .RN(n11884), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152101|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][8]  ( .D(n9647), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152103|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][8]  ( .D(n9646), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152105|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][8]  ( .D(n9644), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152107|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][8]  ( .D(n9642), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152109|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][7]  ( .D(n9595), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152111|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][7]  ( .D(n9594), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152113|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][7]  ( .D(n9593), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152115|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][7]  ( .D(n9592), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152117|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][7]  ( .D(n9591), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152119|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][7]  ( .D(n9590), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152121|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][7]  ( .D(n9589), .CK(clk), .RN(n11887), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152123|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][7]  ( .D(n9588), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152125|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][6]  ( .D(n9545), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152131|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][6]  ( .D(n9544), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152133|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][6]  ( .D(n9542), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152135|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][6]  ( .D(n9541), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152137|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][6]  ( .D(n9540), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152139|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][6]  ( .D(n3199), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152141|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][6]  ( .D(n9535), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152143|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[7][5]  ( .D(n9515), .CK(clk), .RN(n11891), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152145|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[14][5]  ( .D(n3175), .CK(clk), .RN(n11892), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152147|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][5]  ( .D(n9498), .CK(clk), .RN(n11892), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152149|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][5]  ( .D(n9497), .CK(clk), .RN(n11892), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152151|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][5]  ( .D(n9495), .CK(clk), .RN(n11892), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152153|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][5]  ( .D(n9494), .CK(clk), .RN(n11892), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152155|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][5]  ( .D(n9490), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152157|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][5]  ( .D(n3166), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152159|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][5]  ( .D(n3163), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152161|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][4]  ( .D(n3141), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152163|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][4]  ( .D(n9448), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152165|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][4]  ( .D(n9447), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152167|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][4]  ( .D(n9445), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152169|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][4]  ( .D(n9444), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152171|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][4]  ( .D(n9439), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152173|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][3]  ( .D(n9384), .CK(clk), .RN(n11897), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152177|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][3]  ( .D(n9383), .CK(clk), .RN(n11897), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152179|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][3]  ( .D(n9381), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152181|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][3]  ( .D(n9380), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152183|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][3]  ( .D(n9379), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152185|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][3]  ( .D(n9377), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152189|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][3]  ( .D(n9376), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152191|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[13][2]  ( .D(n3080), .CK(clk), .RN(n11900), .QN(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152193|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): Q

  DFFRX4 \data_buffer_reg[17][2]  ( .D(n9340), .CK(clk), .RN(n11900), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152195|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][2]  ( .D(n3074), .CK(clk), .RN(n11900), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152197|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][2]  ( .D(n9336), .CK(clk), .RN(n11900), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152199|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][2]  ( .D(n9335), .CK(clk), .RN(n11900), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152201|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][2]  ( .D(n9333), .CK(clk), .RN(n11900), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152203|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[24][2]  ( .D(n9332), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152205|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][2]  ( .D(n9331), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152207|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][2]  ( .D(n3067), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152209|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][1]  ( .D(n9293), .CK(clk), .RN(n12071), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152211|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][1]  ( .D(n9291), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152213|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][1]  ( .D(n9290), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152215|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][1]  ( .D(n9289), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152217|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][1]  ( .D(n9285), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152219|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][1]  ( .D(n3035), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152221|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][0]  ( .D(n9272), .CK(clk), .RN(n11903), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152223|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][0]  ( .D(n9254), .CK(clk), .RN(n11904), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152225|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][0]  ( .D(n9253), .CK(clk), .RN(n11904), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152227|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][0]  ( .D(n9251), .CK(clk), .RN(n11904), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152229|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][0]  ( .D(n9250), .CK(clk), .RN(n11904), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152231|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][0]  ( .D(n9248), .CK(clk), .RN(n11904), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152233|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][0]  ( .D(n9247), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152235|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][0]  ( .D(n9246), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152237|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][0]  ( .D(n9238), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152239|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][0]  ( .D(n9229), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152241|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][31]  ( .D(n4258), .CK(clk), .RN(n12002), .Q(\f_Y[2][31] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152307|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][31]  ( .D(n4386), .CK(clk), .RN(n12018), .Q(\f_Y[1][31] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152419|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][1]  ( .D(n10225), .CK(clk), .RN(n13852), .QN(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152451|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): Q

  DFFRX4 \data_buffer_reg[19][3]  ( .D(n10214), .CK(clk), .RN(n13852), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152453|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX1 \y_buffer_reg[0][31]  ( .D(n10264), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152455|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][30]  ( .D(n10260), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152457|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][29]  ( .D(n10259), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152459|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][28]  ( .D(n10257), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152461|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][27]  ( .D(n10255), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152463|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][26]  ( .D(n10251), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152465|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][25]  ( .D(n10250), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152467|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][24]  ( .D(n10248), .CK(clk), .RN(n12030), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152469|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][23]  ( .D(n10246), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152471|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][22]  ( .D(n10244), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152473|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][21]  ( .D(n10242), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152475|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][20]  ( .D(n10240), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152477|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][19]  ( .D(n10081), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152479|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][18]  ( .D(n9197), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152481|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][17]  ( .D(n9167), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152483|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][16]  ( .D(n9193), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152485|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][15]  ( .D(n9169), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152487|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][14]  ( .D(n9171), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152489|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][13]  ( .D(n10124), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152491|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][12]  ( .D(n10119), .CK(clk), .RN(n12029), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152493|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][11]  ( .D(n10115), .CK(clk), .RN(n12028), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152495|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][10]  ( .D(n10111), .CK(clk), .RN(n12028), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152497|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][9]  ( .D(n10107), .CK(clk), .RN(n12028), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152499|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[0][8]  ( .D(n10103), .CK(clk), .RN(n12028), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152501|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][31]  ( .D(n8656), .CK(clk), .RN(n11931), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152791|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][31]  ( .D(n8645), .CK(clk), .RN(n11948), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152793|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][31]  ( .D(n8642), .CK(clk), .RN(n11965), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152795|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][31]  ( .D(n8629), .CK(clk), .RN(n11931), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152797|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][31]  ( .D(n8625), .CK(clk), .RN(n12028), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152799|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][30]  ( .D(n8613), .CK(clk), .RN(n11930), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152801|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][30]  ( .D(n8609), .CK(clk), .RN(n12028), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152803|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][29]  ( .D(n8597), .CK(clk), .RN(n11929), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152805|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][29]  ( .D(n8590), .CK(clk), .RN(n12028), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152807|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][28]  ( .D(n8576), .CK(clk), .RN(n11928), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152809|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][28]  ( .D(n8569), .CK(clk), .RN(n12028), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152811|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][27]  ( .D(n8555), .CK(clk), .RN(n11928), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152813|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][27]  ( .D(n8551), .CK(clk), .RN(n12027), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152815|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][26]  ( .D(n8539), .CK(clk), .RN(n11927), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152817|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][26]  ( .D(n8535), .CK(clk), .RN(n12027), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152819|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][25]  ( .D(n8523), .CK(clk), .RN(n11926), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152821|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][25]  ( .D(n8518), .CK(clk), .RN(n12027), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152823|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][24]  ( .D(n8506), .CK(clk), .RN(n11925), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152825|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][24]  ( .D(n8502), .CK(clk), .RN(n12027), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152827|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][23]  ( .D(n8487), .CK(clk), .RN(n11925), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152829|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][23]  ( .D(n8482), .CK(clk), .RN(n12027), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152831|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][22]  ( .D(n8471), .CK(clk), .RN(n11924), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152833|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][22]  ( .D(n8467), .CK(clk), .RN(n12027), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152835|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][21]  ( .D(n8454), .CK(clk), .RN(n11923), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152837|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][21]  ( .D(n8449), .CK(clk), .RN(n12026), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152839|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][20]  ( .D(n8438), .CK(clk), .RN(n11922), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152841|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][20]  ( .D(n8433), .CK(clk), .RN(n12026), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152843|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][19]  ( .D(n8415), .CK(clk), .RN(n11922), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152845|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][19]  ( .D(n8410), .CK(clk), .RN(n12026), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152847|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][18]  ( .D(n8400), .CK(clk), .RN(n11921), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152849|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][18]  ( .D(n8394), .CK(clk), .RN(n12026), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152851|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][17]  ( .D(n8377), .CK(clk), .RN(n11920), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152853|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][17]  ( .D(n8371), .CK(clk), .RN(n12026), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152855|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][16]  ( .D(n8363), .CK(clk), .RN(n11919), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152857|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][16]  ( .D(n8359), .CK(clk), .RN(n12026), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152859|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][15]  ( .D(n8347), .CK(clk), .RN(n11919), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152861|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][15]  ( .D(n8342), .CK(clk), .RN(n12025), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152863|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][14]  ( .D(n8875), .CK(clk), .RN(n11918), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152865|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][14]  ( .D(n8836), .CK(clk), .RN(n12025), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152867|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][13]  ( .D(n8800), .CK(clk), .RN(n11917), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152869|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][13]  ( .D(n8761), .CK(clk), .RN(n12025), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152871|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][12]  ( .D(n8728), .CK(clk), .RN(n11916), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152873|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][12]  ( .D(n8701), .CK(clk), .RN(n12025), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152875|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][11]  ( .D(n8681), .CK(clk), .RN(n11916), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152877|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][11]  ( .D(n8648), .CK(clk), .RN(n12025), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152879|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][10]  ( .D(n8620), .CK(clk), .RN(n11915), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152881|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][10]  ( .D(n8582), .CK(clk), .RN(n12025), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152883|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][9]  ( .D(n8546), .CK(clk), .RN(n11914), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152885|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][9]  ( .D(n8511), .CK(clk), .RN(n12024), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152887|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[14][8]  ( .D(n8476), .CK(clk), .RN(n11913), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152889|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[1][8]  ( .D(n8441), .CK(clk), .RN(n12024), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152891|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 fft_run_reg ( .D(n3512), .CK(clk), .RN(n12073), .Q(fft_run) );
                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152893|19): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][9]  ( .D(n9147), .CK(clk), .RN(n11914), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152894|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][31]  ( .D(n9106), .CK(clk), .RN(n11931), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152896|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][31]  ( .D(n9068), .CK(clk), .RN(n11931), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152898|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][31]  ( .D(n9032), .CK(clk), .RN(n11931), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152900|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][31]  ( .D(n8998), .CK(clk), .RN(n11997), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152902|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][30]  ( .D(n8966), .CK(clk), .RN(n11930), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152904|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][30]  ( .D(n8931), .CK(clk), .RN(n11930), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152906|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][30]  ( .D(n8897), .CK(clk), .RN(n11930), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152908|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][30]  ( .D(n8858), .CK(clk), .RN(n11930), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152910|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][30]  ( .D(n8821), .CK(clk), .RN(n11948), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152912|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][30]  ( .D(n8784), .CK(clk), .RN(n11965), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152914|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][30]  ( .D(n8744), .CK(clk), .RN(n11996), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152916|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][29]  ( .D(n8715), .CK(clk), .RN(n11929), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152918|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][29]  ( .D(n8694), .CK(clk), .RN(n11929), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152920|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][29]  ( .D(n8668), .CK(clk), .RN(n11929), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152922|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][29]  ( .D(n8635), .CK(clk), .RN(n11930), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152924|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][29]  ( .D(n8606), .CK(clk), .RN(n11948), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152926|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][29]  ( .D(n8564), .CK(clk), .RN(n11965), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152928|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][29]  ( .D(n8532), .CK(clk), .RN(n11996), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152930|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][28]  ( .D(n8498), .CK(clk), .RN(n11928), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152932|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][28]  ( .D(n8463), .CK(clk), .RN(n11929), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152934|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][28]  ( .D(n8430), .CK(clk), .RN(n11929), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152936|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][28]  ( .D(n8384), .CK(clk), .RN(n11929), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152938|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][28]  ( .D(n8355), .CK(clk), .RN(n11947), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152940|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][28]  ( .D(n9165), .CK(clk), .RN(n11965), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152942|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][28]  ( .D(n9122), .CK(clk), .RN(n11996), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152944|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][27]  ( .D(n9083), .CK(clk), .RN(n11928), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152946|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][27]  ( .D(n9046), .CK(clk), .RN(n11928), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152948|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][27]  ( .D(n9014), .CK(clk), .RN(n11928), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152950|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][27]  ( .D(n8980), .CK(clk), .RN(n11928), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152952|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][27]  ( .D(n8947), .CK(clk), .RN(n11947), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152954|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][27]  ( .D(n8912), .CK(clk), .RN(n11964), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152956|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][27]  ( .D(n9157), .CK(clk), .RN(n11996), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152958|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][26]  ( .D(n9141), .CK(clk), .RN(n11927), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152960|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][26]  ( .D(n9138), .CK(clk), .RN(n11927), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152962|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][26]  ( .D(n9163), .CK(clk), .RN(n11927), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152964|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][26]  ( .D(n9127), .CK(clk), .RN(n11927), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152966|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][26]  ( .D(n9121), .CK(clk), .RN(n11947), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152968|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][26]  ( .D(n9089), .CK(clk), .RN(n11964), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152970|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][26]  ( .D(n9080), .CK(clk), .RN(n11996), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152972|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][25]  ( .D(n9051), .CK(clk), .RN(n11926), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152974|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][25]  ( .D(n9043), .CK(clk), .RN(n11926), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152976|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][25]  ( .D(n9018), .CK(clk), .RN(n11926), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152978|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][25]  ( .D(n9010), .CK(clk), .RN(n11927), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152980|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][25]  ( .D(n8986), .CK(clk), .RN(n11947), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152982|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][25]  ( .D(n8979), .CK(clk), .RN(n11964), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152984|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][25]  ( .D(n8950), .CK(clk), .RN(n11996), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152986|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][24]  ( .D(n8943), .CK(clk), .RN(n11925), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152988|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][24]  ( .D(n8915), .CK(clk), .RN(n11926), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152990|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][24]  ( .D(n8910), .CK(clk), .RN(n11926), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152992|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][24]  ( .D(n8878), .CK(clk), .RN(n11926), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152994|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][24]  ( .D(n8873), .CK(clk), .RN(n11947), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152996|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][24]  ( .D(n8842), .CK(clk), .RN(n11964), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,152998|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][24]  ( .D(n8833), .CK(clk), .RN(n11995), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153000|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][23]  ( .D(n8803), .CK(clk), .RN(n11925), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153002|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][23]  ( .D(n8796), .CK(clk), .RN(n11925), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153004|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][23]  ( .D(n8767), .CK(clk), .RN(n11925), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153006|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][23]  ( .D(n8758), .CK(clk), .RN(n11925), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153008|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][23]  ( .D(n8733), .CK(clk), .RN(n11947), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153010|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][23]  ( .D(n8726), .CK(clk), .RN(n11964), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153012|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][23]  ( .D(n8706), .CK(clk), .RN(n11995), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153014|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][22]  ( .D(n8698), .CK(clk), .RN(n11924), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153016|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][22]  ( .D(n8684), .CK(clk), .RN(n11924), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153018|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][22]  ( .D(n8679), .CK(clk), .RN(n11924), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153020|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][22]  ( .D(n8653), .CK(clk), .RN(n11924), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153022|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][22]  ( .D(n8647), .CK(clk), .RN(n11946), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153024|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][22]  ( .D(n8624), .CK(clk), .RN(n11964), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153026|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][22]  ( .D(n8616), .CK(clk), .RN(n11995), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153028|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][21]  ( .D(n8587), .CK(clk), .RN(n11923), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153030|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][21]  ( .D(n8579), .CK(clk), .RN(n11923), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153032|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][21]  ( .D(n8550), .CK(clk), .RN(n11923), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153034|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][21]  ( .D(n8542), .CK(clk), .RN(n11924), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153036|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][21]  ( .D(n8517), .CK(clk), .RN(n11946), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153038|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][21]  ( .D(n8510), .CK(clk), .RN(n11963), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153040|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][21]  ( .D(n8479), .CK(clk), .RN(n11995), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153042|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][20]  ( .D(n8472), .CK(clk), .RN(n11922), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153044|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][20]  ( .D(n8446), .CK(clk), .RN(n11923), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153046|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][20]  ( .D(n8440), .CK(clk), .RN(n11923), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153048|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][20]  ( .D(n8407), .CK(clk), .RN(n11923), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153050|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][20]  ( .D(n8402), .CK(clk), .RN(n11946), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153052|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][20]  ( .D(n8370), .CK(clk), .RN(n11963), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153054|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][20]  ( .D(n8364), .CK(clk), .RN(n11995), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153056|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][19]  ( .D(n8339), .CK(clk), .RN(n11922), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153058|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][19]  ( .D(n10125), .CK(clk), .RN(n11922), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153060|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][19]  ( .D(n10129), .CK(clk), .RN(n11922), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153062|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][19]  ( .D(n9209), .CK(clk), .RN(n11922), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153064|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][19]  ( .D(n8398), .CK(clk), .RN(n11946), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153066|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][19]  ( .D(n9154), .CK(clk), .RN(n11963), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153068|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][19]  ( .D(n9150), .CK(clk), .RN(n11995), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153070|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][18]  ( .D(n9144), .CK(clk), .RN(n11921), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153072|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][18]  ( .D(n9133), .CK(clk), .RN(n11921), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153074|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][18]  ( .D(n9117), .CK(clk), .RN(n11921), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153076|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][18]  ( .D(n9111), .CK(clk), .RN(n11921), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153078|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][18]  ( .D(n9110), .CK(clk), .RN(n11946), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153080|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][18]  ( .D(n9105), .CK(clk), .RN(n11963), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153082|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][18]  ( .D(n9101), .CK(clk), .RN(n11994), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153084|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][17]  ( .D(n9098), .CK(clk), .RN(n11920), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153086|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][17]  ( .D(n9093), .CK(clk), .RN(n11920), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153088|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][17]  ( .D(n9077), .CK(clk), .RN(n11920), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153090|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][17]  ( .D(n9071), .CK(clk), .RN(n11921), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153092|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][17]  ( .D(n9070), .CK(clk), .RN(n11946), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153094|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][17]  ( .D(n9066), .CK(clk), .RN(n11963), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153096|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][17]  ( .D(n9062), .CK(clk), .RN(n11994), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153098|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][16]  ( .D(n9059), .CK(clk), .RN(n11919), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153100|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][16]  ( .D(n9054), .CK(clk), .RN(n11920), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153102|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][16]  ( .D(n9042), .CK(clk), .RN(n11920), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153104|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][16]  ( .D(n9037), .CK(clk), .RN(n11920), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153106|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][16]  ( .D(n9036), .CK(clk), .RN(n11945), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153108|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][16]  ( .D(n9031), .CK(clk), .RN(n11963), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153110|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][16]  ( .D(n9027), .CK(clk), .RN(n11994), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153112|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][15]  ( .D(n9024), .CK(clk), .RN(n11919), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153114|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][15]  ( .D(n9020), .CK(clk), .RN(n11919), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153116|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][15]  ( .D(n9008), .CK(clk), .RN(n11919), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153118|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][15]  ( .D(n9003), .CK(clk), .RN(n11919), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153120|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][15]  ( .D(n9002), .CK(clk), .RN(n11945), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153122|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][15]  ( .D(n8997), .CK(clk), .RN(n11962), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153124|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][15]  ( .D(n8993), .CK(clk), .RN(n11994), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153126|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][14]  ( .D(n8990), .CK(clk), .RN(n11918), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153128|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][14]  ( .D(n8987), .CK(clk), .RN(n11918), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153130|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][14]  ( .D(n8976), .CK(clk), .RN(n11918), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153132|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][14]  ( .D(n8971), .CK(clk), .RN(n11918), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153134|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][14]  ( .D(n8970), .CK(clk), .RN(n11945), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153136|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][14]  ( .D(n8965), .CK(clk), .RN(n11962), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153138|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][14]  ( .D(n8961), .CK(clk), .RN(n11994), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153140|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][13]  ( .D(n8958), .CK(clk), .RN(n11917), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153142|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][13]  ( .D(n8954), .CK(clk), .RN(n11917), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153144|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][13]  ( .D(n8941), .CK(clk), .RN(n11917), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153146|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][13]  ( .D(n8936), .CK(clk), .RN(n11918), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153148|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][13]  ( .D(n8935), .CK(clk), .RN(n11945), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153150|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][13]  ( .D(n8930), .CK(clk), .RN(n11962), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153152|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][13]  ( .D(n8926), .CK(clk), .RN(n11994), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153154|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][12]  ( .D(n8923), .CK(clk), .RN(n11916), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153156|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][12]  ( .D(n8920), .CK(clk), .RN(n11917), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153158|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][12]  ( .D(n8906), .CK(clk), .RN(n11917), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153160|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][12]  ( .D(n8900), .CK(clk), .RN(n11917), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153162|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][12]  ( .D(n8899), .CK(clk), .RN(n11945), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153164|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][12]  ( .D(n8895), .CK(clk), .RN(n11962), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153166|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][12]  ( .D(n8891), .CK(clk), .RN(n11993), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153168|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][11]  ( .D(n8888), .CK(clk), .RN(n11916), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153170|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][11]  ( .D(n8883), .CK(clk), .RN(n11916), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153172|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][11]  ( .D(n8869), .CK(clk), .RN(n11916), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153174|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][11]  ( .D(n8863), .CK(clk), .RN(n11916), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153176|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][11]  ( .D(n8862), .CK(clk), .RN(n11945), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153178|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][11]  ( .D(n8857), .CK(clk), .RN(n11962), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153180|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][11]  ( .D(n8853), .CK(clk), .RN(n11993), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153182|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][10]  ( .D(n8850), .CK(clk), .RN(n11915), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153184|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][10]  ( .D(n8845), .CK(clk), .RN(n11915), .Q(
                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153186|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][10]  ( .D(n8830), .CK(clk), .RN(n11915), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153188|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][10]  ( .D(n8824), .CK(clk), .RN(n11915), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153190|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][10]  ( .D(n8823), .CK(clk), .RN(n11944), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153192|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][10]  ( .D(n8819), .CK(clk), .RN(n11962), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153194|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][10]  ( .D(n8815), .CK(clk), .RN(n11993), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153196|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][9]  ( .D(n8812), .CK(clk), .RN(n11914), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153198|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][9]  ( .D(n8809), .CK(clk), .RN(n11914), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153200|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][9]  ( .D(n8791), .CK(clk), .RN(n11915), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153202|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][9]  ( .D(n8788), .CK(clk), .RN(n11944), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153204|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][9]  ( .D(n8786), .CK(clk), .RN(n11961), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153206|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][9]  ( .D(n8780), .CK(clk), .RN(n11993), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153208|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[12][8]  ( .D(n8777), .CK(clk), .RN(n11913), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153210|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[10][8]  ( .D(n8774), .CK(clk), .RN(n11914), .Q(
                             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153212|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[9][8]  ( .D(n8771), .CK(clk), .RN(n11914), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153214|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[7][8]  ( .D(n8753), .CK(clk), .RN(n11914), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153216|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[6][8]  ( .D(n8750), .CK(clk), .RN(n11944), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153218|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[5][8]  ( .D(n8748), .CK(clk), .RN(n11961), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153220|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \y_buffer_reg[3][8]  ( .D(n8741), .CK(clk), .RN(n11993), .Q(
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153222|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \counter_p_reg[1]  ( .D(n8713), .CK(clk), .RN(n12073), .QN(n2984) );
                          |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153238|26): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX1 \counter_p_reg[2]  ( .D(n8712), .CK(clk), .RN(n12073), .QN(n3513) );
                          |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153239|26): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX1 \counter_p_reg[0]  ( .D(n8709), .CK(clk), .RN(n12073), .QN(n2985) );
                          |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153240|26): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX2 \data_buffer_reg[24][11]  ( .D(n3357), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153241|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[24][12]  ( .D(n3389), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153243|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \data_buffer_reg[25][15]  ( .D(n3484), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153266|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][14]  ( .D(n3451), .CK(clk), .RN(n11870), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153268|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][15]  ( .D(n3483), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153270|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][13]  ( .D(n3419), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153272|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][14]  ( .D(n3450), .CK(clk), .RN(n11870), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153274|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][13]  ( .D(n9475), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153276|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][7]  ( .D(n8459), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153286|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][0]  ( .D(n8431), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153288|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][9]  ( .D(n8452), .CK(clk), .RN(n11883), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153290|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][15]  ( .D(n8413), .CK(clk), .RN(n11865), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153292|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][4]  ( .D(n9417), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153294|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][11]  ( .D(n6106), .CK(clk), .RN(n11878), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153296|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][10]  ( .D(n3322), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153298|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][12]  ( .D(n3386), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153300|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][3]  ( .D(n9556), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153302|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][1]  ( .D(n7081), .CK(clk), .RN(n11903), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153306|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][3]  ( .D(n7084), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153308|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][4]  ( .D(n9224), .CK(clk), .RN(n11896), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153310|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][2]  ( .D(n3063), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153312|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][11]  ( .D(n10063), .CK(clk), .RN(n11878), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153322|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][10]  ( .D(n3321), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153324|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][9]  ( .D(n5553), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153328|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][12]  ( .D(n7362), .CK(clk), .RN(n11906), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153330|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][11]  ( .D(n6104), .CK(clk), .RN(n11906), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153332|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][10]  ( .D(n6101), .CK(clk), .RN(n11906), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153334|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][7]  ( .D(n9607), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153338|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][5]  ( .D(n3161), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153340|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][6]  ( .D(n8245), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153348|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][8]  ( .D(n8091), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153350|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][5]  ( .D(n3162), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153352|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][2]  ( .D(n3066), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153354|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][3]  ( .D(n6105), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153356|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][4]  ( .D(n7356), .CK(clk), .RN(n11896), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153358|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][1]  ( .D(n3034), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153360|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][6]  ( .D(n6275), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153362|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][13]  ( .D(n3445), .CK(clk), .RN(n11870), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153364|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][3]  ( .D(n8263), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153382|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][63]  ( .D(n3970), .CK(clk), .RN(n11972), .Q(\f_Y[4][63] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153409|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][1]  ( .D(n6949), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153411|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][0]  ( .D(n3001), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153413|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][11]  ( .D(n7088), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153415|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][4]  ( .D(n7315), .CK(clk), .RN(n11894), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153417|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[3][62]  ( .D(n4803), .CK(clk), .RN(n11997), .Q(\f_X[3][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153420|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[6][62]  ( .D(n4611), .CK(clk), .RN(n11948), .Q(\f_X[6][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153434|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_X_reg[6][63]  ( .D(n4610), .CK(clk), .RN(n11948), .Q(\f_X[6][63] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153436|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_Y_reg[2][60]  ( .D(n4229), .CK(clk), .RN(n12004), .Q(\f_Y[2][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153450|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[7][60]  ( .D(n4549), .CK(clk), .RN(n11929), .Q(\f_X[7][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153454|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[7][48]  ( .D(n4561), .CK(clk), .RN(n11920), .Q(\f_X[7][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153466|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][52]  ( .D(n3981), .CK(clk), .RN(n11971), .Q(\f_Y[4][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153479|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][61]  ( .D(n3972), .CK(clk), .RN(n11972), .Q(\f_Y[4][61] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153481|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][60]  ( .D(n3973), .CK(clk), .RN(n11972), .Q(\f_Y[4][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153483|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][62]  ( .D(n3971), .CK(clk), .RN(n11972), .Q(\f_Y[4][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153485|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[2][53]  ( .D(n4236), .CK(clk), .RN(n12004), .Q(\f_Y[2][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153497|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[2][55]  ( .D(n4234), .CK(clk), .RN(n12004), .Q(\f_Y[2][55] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153499|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[7][51]  ( .D(n4558), .CK(clk), .RN(n11922), .Q(\f_X[7][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153501|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[7][49]  ( .D(n4560), .CK(clk), .RN(n11921), .Q(\f_X[7][49] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153503|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_Y_reg[1][59]  ( .D(n4358), .CK(clk), .RN(n12020), .Q(\f_Y[1][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153507|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][52]  ( .D(n4365), .CK(clk), .RN(n12020), .Q(\f_Y[1][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153509|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][53]  ( .D(n4364), .CK(clk), .RN(n12020), .Q(\f_Y[1][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153513|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][51]  ( .D(n3982), .CK(clk), .RN(n11971), .Q(\f_Y[4][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153515|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][60]  ( .D(n4357), .CK(clk), .RN(n12021), .Q(\f_Y[1][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153525|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_Y_reg[4][59]  ( .D(n3974), .CK(clk), .RN(n11972), .Q(\f_Y[4][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153549|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \data_buffer_reg[29][5]  ( .D(n6607), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153551|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][1]  ( .D(n9283), .CK(clk), .RN(n11903), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153553|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][2]  ( .D(n3064), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153557|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_Y_reg[4][56]  ( .D(n3977), .CK(clk), .RN(n11971), .Q(\f_Y[4][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153563|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[5][61]  ( .D(n4676), .CK(clk), .RN(n11965), .Q(\f_X[5][61] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153565|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_Y_reg[4][47]  ( .D(n3986), .CK(clk), .RN(n11971), .Q(\f_Y[4][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153579|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][44]  ( .D(n3989), .CK(clk), .RN(n11970), .Q(\f_Y[4][44] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153581|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][57]  ( .D(n4360), .CK(clk), .RN(n12020), .Q(\f_Y[1][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153583|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][40]  ( .D(n4249), .CK(clk), .RN(n12003), .Q(\f_Y[2][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153585|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][45]  ( .D(n3988), .CK(clk), .RN(n11970), .Q(\f_Y[4][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153591|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][42]  ( .D(n3991), .CK(clk), .RN(n11970), .Q(\f_Y[4][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153593|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][46]  ( .D(n3987), .CK(clk), .RN(n11971), .Q(\f_Y[4][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153607|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][58]  ( .D(n4359), .CK(clk), .RN(n12020), .Q(\f_Y[1][58] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153613|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][51]  ( .D(n4366), .CK(clk), .RN(n12020), .Q(\f_Y[1][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153615|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][49]  ( .D(n4368), .CK(clk), .RN(n12020), .Q(\f_Y[1][49] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153617|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][45]  ( .D(n4372), .CK(clk), .RN(n12019), .Q(\f_Y[1][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153619|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][47]  ( .D(n4370), .CK(clk), .RN(n12019), .Q(\f_Y[1][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153621|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][41]  ( .D(n4632), .CK(clk), .RN(n11944), .Q(\f_X[6][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153635|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][45]  ( .D(n4628), .CK(clk), .RN(n11945), .Q(\f_X[6][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153637|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][42]  ( .D(n9206), .CK(clk), .RN(n11915), .Q(\f_X[7][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153655|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][40]  ( .D(n4569), .CK(clk), .RN(n11914), .Q(\f_X[7][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153657|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][40]  ( .D(n4633), .CK(clk), .RN(n11944), .Q(\f_X[6][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153659|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][42]  ( .D(n4631), .CK(clk), .RN(n11945), .Q(\f_X[6][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153661|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][40]  ( .D(n4697), .CK(clk), .RN(n11961), .Q(\f_X[5][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153665|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][44]  ( .D(n4629), .CK(clk), .RN(n11945), .Q(\f_X[6][44] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153673|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[6][55]  ( .D(n4618), .CK(clk), .RN(n11947), .Q(\f_X[6][55] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153717|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_Y_reg[2][44]  ( .D(n4245), .CK(clk), .RN(n12003), .Q(\f_Y[2][44] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153727|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][41]  ( .D(n4824), .CK(clk), .RN(n11993), .Q(\f_X[3][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153737|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][45]  ( .D(n4820), .CK(clk), .RN(n11994), .Q(\f_X[3][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153739|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][43]  ( .D(n4822), .CK(clk), .RN(n11993), .Q(\f_X[3][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153743|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][40]  ( .D(n4825), .CK(clk), .RN(n11993), .Q(\f_X[3][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153745|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][44]  ( .D(n4821), .CK(clk), .RN(n11994), .Q(\f_X[3][44] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153747|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[16][15]  ( .D(n7029), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153753|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][50]  ( .D(n4367), .CK(clk), .RN(n12020), .Q(\f_Y[1][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153765|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[5][58]  ( .D(n4679), .CK(clk), .RN(n11964), .Q(\f_X[5][58] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153767|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[3][56]  ( .D(n4809), .CK(clk), .RN(n11996), .Q(\f_X[3][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153769|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[7][58]  ( .D(n4551), .CK(clk), .RN(n11927), .Q(\f_X[7][58] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153772|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_Y_reg[1][62]  ( .D(n4355), .CK(clk), .RN(n12021), .Q(\f_Y[1][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153776|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][43]  ( .D(n3990), .CK(clk), .RN(n11970), .Q(\f_Y[4][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153804|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][54]  ( .D(n4363), .CK(clk), .RN(n12020), .Q(\f_Y[1][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153806|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][43]  ( .D(n4630), .CK(clk), .RN(n11945), .Q(\f_X[6][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153812|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][56]  ( .D(n4361), .CK(clk), .RN(n12020), .Q(\f_Y[1][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153824|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][43]  ( .D(n4374), .CK(clk), .RN(n12019), .Q(\f_Y[1][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153826|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][42]  ( .D(n4247), .CK(clk), .RN(n12003), .Q(\f_Y[2][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153828|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][42]  ( .D(n4823), .CK(clk), .RN(n11993), .Q(\f_X[3][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153836|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[6][53]  ( .D(n4620), .CK(clk), .RN(n11946), .Q(\f_X[6][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153840|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_Y_reg[1][61]  ( .D(n4356), .CK(clk), .RN(n12021), .Q(\f_Y[1][61] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153855|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][55]  ( .D(n4362), .CK(clk), .RN(n12020), .Q(\f_Y[1][55] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153857|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][48]  ( .D(n4369), .CK(clk), .RN(n12020), .Q(\f_Y[1][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153875|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_Y_reg[4][54]  ( .D(n3979), .CK(clk), .RN(n11971), .Q(\f_Y[4][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153967|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX1 done_reg ( .D(n5376), .CK(clk), .RN(n12073), .QN(n11625) );
                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153975|16): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX1 fft_valid_reg ( .D(n12133), .CK(clk), .RN(n12073), .QN(n11623) );
                     |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,153976|21): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX2 \fft_d10_reg[30]  ( .D(n4195), .CK(clk), .RN(n12046), .QN(n11081) );
                         |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154089|25): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): Q

  DFFRX4 \data_buffer_reg[13][9]  ( .D(n7668), .CK(clk), .RN(n11882), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154276|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[14][0]  ( .D(n3015), .CK(clk), .RN(n11904), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154278|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[8][11]  ( .D(n3373), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154280|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[3][10]  ( .D(n7512), .CK(clk), .RN(n11878), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154282|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][13]  ( .D(n7751), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154284|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][8]  ( .D(n6986), .CK(clk), .RN(n11884), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154294|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][9]  ( .D(n7772), .CK(clk), .RN(n11881), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154336|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][14]  ( .D(n3477), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154338|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][56]  ( .D(n4681), .CK(clk), .RN(n11964), .Q(\f_X[5][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154340|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][15]  ( .D(n6773), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154346|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][54]  ( .D(n4811), .CK(clk), .RN(n11995), .Q(\f_X[3][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154354|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][51]  ( .D(n4814), .CK(clk), .RN(n11995), .Q(\f_X[3][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154356|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][2]  ( .D(n3065), .CK(clk), .RN(n11901), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154374|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][46]  ( .D(n4371), .CK(clk), .RN(n12019), .Q(\f_Y[1][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154390|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][1]  ( .D(n9641), .CK(clk), .RN(n11901), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154394|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][52]  ( .D(n4557), .CK(clk), .RN(n11923), .Q(\f_X[7][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154402|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][8]  ( .D(n8065), .CK(clk), .RN(n11884), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154408|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[3][14]  ( .D(n9321), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154424|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][9]  ( .D(n7864), .CK(clk), .RN(n11883), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154430|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][49]  ( .D(n4816), .CK(clk), .RN(n11994), .Q(\f_X[3][49] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154468|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][7]  ( .D(n3253), .CK(clk), .RN(n11886), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154476|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][11]  ( .D(n3381), .CK(clk), .RN(n11875), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154490|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][58]  ( .D(n4807), .CK(clk), .RN(n11996), .Q(\f_X[3][58] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154506|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[10][15]  ( .D(n3499), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154508|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][13]  ( .D(n6964), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154510|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[5][60]  ( .D(n4677), .CK(clk), .RN(n11965), .Q(\f_X[5][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154512|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_X_reg[7][50]  ( .D(n4559), .CK(clk), .RN(n11921), .Q(\f_X[7][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154516|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][41]  ( .D(n3992), .CK(clk), .RN(n11970), .Q(\f_Y[4][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154518|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][47]  ( .D(n4818), .CK(clk), .RN(n11994), .Q(\f_X[3][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154524|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][41]  ( .D(n4248), .CK(clk), .RN(n12003), .Q(\f_Y[2][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154528|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[14][14]  ( .D(n5488), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154534|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][14]  ( .D(n7001), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154538|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][40]  ( .D(n3993), .CK(clk), .RN(n11970), .Q(\f_Y[4][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154564|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][51]  ( .D(n4686), .CK(clk), .RN(n11963), .Q(\f_X[5][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154568|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][12]  ( .D(n7023), .CK(clk), .RN(n11873), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154574|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][5]  ( .D(n10051), .CK(clk), .RN(n11891), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154588|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][14]  ( .D(n3458), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154590|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][57]  ( .D(n4680), .CK(clk), .RN(n11964), .Q(\f_X[5][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154592|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][40]  ( .D(n4377), .CK(clk), .RN(n12019), .Q(\f_Y[1][40] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154598|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][53]  ( .D(n4812), .CK(clk), .RN(n11995), .Q(\f_X[3][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154608|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][42]  ( .D(n4375), .CK(clk), .RN(n12019), .Q(\f_Y[1][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154614|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][53]  ( .D(n4556), .CK(clk), .RN(n11924), .Q(\f_X[7][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154616|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[21][15]  ( .D(n6688), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154622|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][59]  ( .D(n4806), .CK(clk), .RN(n11996), .Q(\f_X[3][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154624|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][45]  ( .D(n4564), .CK(clk), .RN(n11918), .Q(\f_X[7][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154628|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[3][15]  ( .D(n5656), .CK(clk), .RN(n11865), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154636|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][61]  ( .D(n4804), .CK(clk), .RN(n11996), .Q(\f_X[3][61] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154638|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][11]  ( .D(n9930), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154644|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][3]  ( .D(n5705), .CK(clk), .RN(n11898), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154646|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][57]  ( .D(n4808), .CK(clk), .RN(n11996), .Q(\f_X[3][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154670|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][6]  ( .D(n3221), .CK(clk), .RN(n11888), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154676|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[14][11]  ( .D(n6336), .CK(clk), .RN(n11876), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154680|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][11]  ( .D(n8120), .CK(clk), .RN(n11878), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154684|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][12]  ( .D(n3385), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154698|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][8]  ( .D(n8628), .CK(clk), .RN(n11883), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154710|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][14]  ( .D(n9432), .CK(clk), .RN(n11869), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154712|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][6]  ( .D(n7868), .CK(clk), .RN(n11891), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154718|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[22][15]  ( .D(n5474), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154722|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][10]  ( .D(n9918), .CK(clk), .RN(n11878), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154728|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][55]  ( .D(n4682), .CK(clk), .RN(n11964), .Q(\f_X[5][55] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154732|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][15]  ( .D(n3500), .CK(clk), .RN(n11866), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154734|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[9][10]  ( .D(n9257), .CK(clk), .RN(n11879), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154736|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][59]  ( .D(n4550), .CK(clk), .RN(n11928), .Q(\f_X[7][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154738|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][42]  ( .D(n4695), .CK(clk), .RN(n11962), .Q(\f_X[5][42] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154746|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][56]  ( .D(n4553), .CK(clk), .RN(n11926), .Q(\f_X[7][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154748|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][48]  ( .D(n4817), .CK(clk), .RN(n11994), .Q(\f_X[3][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154765|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[14][13]  ( .D(n5507), .CK(clk), .RN(n11871), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154771|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[11][10]  ( .D(n7125), .CK(clk), .RN(n11879), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154773|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][57]  ( .D(n4552), .CK(clk), .RN(n11927), .Q(\f_X[7][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154777|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][9]  ( .D(n7939), .CK(clk), .RN(n11881), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154783|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][43]  ( .D(n4246), .CK(clk), .RN(n12003), .Q(\f_Y[2][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154793|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][4]  ( .D(n6958), .CK(clk), .RN(n11896), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154799|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[18][15]  ( .D(n8436), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154801|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[3][11]  ( .D(n3378), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154811|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[3][13]  ( .D(n10052), .CK(clk), .RN(n11870), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154827|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][7]  ( .D(n3227), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154829|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][4]  ( .D(n6934), .CK(clk), .RN(n11893), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154833|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][14]  ( .D(n7192), .CK(clk), .RN(n11870), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154841|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][0]  ( .D(n6356), .CK(clk), .RN(n11907), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154851|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][9]  ( .D(n3317), .CK(clk), .RN(n11880), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154869|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][45]  ( .D(n4244), .CK(clk), .RN(n12003), .Q(\f_Y[2][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154872|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][60]  ( .D(n4613), .CK(clk), .RN(n11948), .Q(\f_X[6][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154876|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][14]  ( .D(n10059), .CK(clk), .RN(n11870), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154878|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[13][15]  ( .D(n10040), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154896|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][13]  ( .D(n5489), .CK(clk), .RN(n11870), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154898|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[5][11]  ( .D(n3376), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154910|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][15]  ( .D(n9255), .CK(clk), .RN(n11905), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154912|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][7]  ( .D(n9863), .CK(clk), .RN(n11886), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154922|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][46]  ( .D(n4691), .CK(clk), .RN(n11962), .Q(\f_X[5][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154924|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[3][12]  ( .D(n7401), .CK(clk), .RN(n11873), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154926|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][10]  ( .D(n3343), .CK(clk), .RN(n11878), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154930|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][9]  ( .D(n10221), .CK(clk), .RN(n11883), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154932|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[17][13]  ( .D(n6787), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154934|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][7]  ( .D(n5594), .CK(clk), .RN(n11886), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154945|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][0]  ( .D(n8521), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154947|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][15]  ( .D(n7390), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154955|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][44]  ( .D(n4565), .CK(clk), .RN(n11917), .Q(\f_X[7][44] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154965|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][12]  ( .D(n9748), .CK(clk), .RN(n11873), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154972|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[14][15]  ( .D(n3495), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154976|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][5]  ( .D(n5475), .CK(clk), .RN(n11891), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154978|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[4][14]  ( .D(n5534), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154986|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[11][15]  ( .D(n3498), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154994|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][13]  ( .D(n8114), .CK(clk), .RN(n11873), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,154998|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][13]  ( .D(n6495), .CK(clk), .RN(n11871), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155010|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][15]  ( .D(n6278), .CK(clk), .RN(n11865), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155016|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][8]  ( .D(n3256), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155028|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][3]  ( .D(n9436), .CK(clk), .RN(n11896), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155033|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][9]  ( .D(n6006), .CK(clk), .RN(n11881), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155045|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][44]  ( .D(n4373), .CK(clk), .RN(n12019), .Q(\f_Y[1][44] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155055|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[2][15]  ( .D(n7953), .CK(clk), .RN(n11865), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155059|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][10]  ( .D(n7351), .CK(clk), .RN(n11878), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155061|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][11]  ( .D(n7543), .CK(clk), .RN(n11878), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155067|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][7]  ( .D(n9455), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155075|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][5]  ( .D(n8032), .CK(clk), .RN(n11891), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155081|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][13]  ( .D(n5571), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155085|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][14]  ( .D(n3476), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155094|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][46]  ( .D(n4243), .CK(clk), .RN(n12003), .Q(\f_Y[2][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155098|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[4][11]  ( .D(n3377), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155112|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][1]  ( .D(n8116), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155116|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][1]  ( .D(n3036), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155124|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[27][0]  ( .D(n3002), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155132|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][0]  ( .D(n6216), .CK(clk), .RN(n11903), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155142|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][14]  ( .D(n6892), .CK(clk), .RN(n11905), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155146|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][4]  ( .D(n5581), .CK(clk), .RN(n11895), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155148|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][12]  ( .D(n5655), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155150|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][2]  ( .D(n6548), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155190|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[24][0]  ( .D(n7441), .CK(clk), .RN(n11905), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155192|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[6][14]  ( .D(n6543), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155223|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[19][12]  ( .D(n6220), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155246|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[5][15]  ( .D(n6166), .CK(clk), .RN(n11865), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155250|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][12]  ( .D(n10074), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155254|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][10]  ( .D(n3320), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155256|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][13]  ( .D(n5657), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155258|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][52]  ( .D(n4621), .CK(clk), .RN(n11946), .Q(\f_X[6][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155262|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][46]  ( .D(n4563), .CK(clk), .RN(n11918), .Q(\f_X[7][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155272|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[11][12]  ( .D(n8253), .CK(clk), .RN(n11874), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155276|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][41]  ( .D(n4696), .CK(clk), .RN(n11962), .Q(\f_X[5][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155280|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][43]  ( .D(n4566), .CK(clk), .RN(n11916), .Q(\f_X[7][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155308|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[5][14]  ( .D(n8012), .CK(clk), .RN(n11868), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155318|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][47]  ( .D(n4562), .CK(clk), .RN(n11919), .Q(\f_X[7][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155326|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][43]  ( .D(n4694), .CK(clk), .RN(n11962), .Q(\f_X[5][43] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155330|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[4][13]  ( .D(n5491), .CK(clk), .RN(n11870), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155332|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[5][13]  ( .D(n3440), .CK(clk), .RN(n11871), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155338|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[5][12]  ( .D(n8358), .CK(clk), .RN(n11873), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155360|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[29][15]  ( .D(n3480), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155362|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[4][10]  ( .D(n7607), .CK(clk), .RN(n11878), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155368|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][46]  ( .D(n4819), .CK(clk), .RN(n11994), .Q(\f_X[3][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155370|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][6]  ( .D(n7157), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155372|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][12]  ( .D(n6321), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155374|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[4][12]  ( .D(n9631), .CK(clk), .RN(n11873), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155378|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][13]  ( .D(n6841), .CK(clk), .RN(n11873), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155390|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][41]  ( .D(n4568), .CK(clk), .RN(n11915), .Q(\f_X[7][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155408|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][56]  ( .D(n4233), .CK(clk), .RN(n12004), .Q(\f_Y[2][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155422|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][54]  ( .D(n4683), .CK(clk), .RN(n11964), .Q(\f_X[5][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155426|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[1][4]  ( .D(n6518), .CK(clk), .RN(n11893), .Q(
                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155434|31): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[25][8]  ( .D(n7926), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155440|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[24][1]  ( .D(n3037), .CK(clk), .RN(n11902), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155451|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][48]  ( .D(n4241), .CK(clk), .RN(n12003), .Q(\f_Y[2][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155457|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][52]  ( .D(n4685), .CK(clk), .RN(n11963), .Q(\f_X[5][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155483|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][52]  ( .D(n4237), .CK(clk), .RN(n12004), .Q(\f_Y[2][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155495|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][47]  ( .D(n4242), .CK(clk), .RN(n12003), .Q(\f_Y[2][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155499|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][57]  ( .D(n4232), .CK(clk), .RN(n12004), .Q(\f_Y[2][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155503|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][59]  ( .D(n4230), .CK(clk), .RN(n12004), .Q(\f_Y[2][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155550|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[7][62]  ( .D(n4547), .CK(clk), .RN(n11930), .Q(\f_X[7][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155597|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFSRX2 \fir_d_reg[7]  ( .D(N80), .CK(clk), .SN(1'b1), .RN(n13852), .Q(
                       |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155612|23): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18956): QN

  DFFRX4 \f_X_reg[5][53]  ( .D(n4684), .CK(clk), .RN(n11964), .Q(\f_X[5][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155636|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFSRX2 \fir_d_reg[14]  ( .D(N87), .CK(clk), .SN(1'b1), .RN(n13852), .Q(
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155640|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18956): QN

  DFFRX4 \f_X_reg[3][50]  ( .D(n4815), .CK(clk), .RN(n11995), .Q(\f_X[3][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155683|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFSRX2 \fir_d_reg[8]  ( .D(N81), .CK(clk), .SN(1'b1), .RN(n13852), .Q(
                       |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155687|23): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18956): QN

  DFFRX4 \data_buffer_reg[26][9]  ( .D(n3291), .CK(clk), .RN(n11883), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155733|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][48]  ( .D(n4689), .CK(clk), .RN(n11963), .Q(\f_X[5][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155740|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][50]  ( .D(n4687), .CK(clk), .RN(n11963), .Q(\f_X[5][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155752|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][10]  ( .D(n3323), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155794|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][11]  ( .D(n3355), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155801|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][63]  ( .D(n4354), .CK(clk), .RN(n12021), .Q(\f_Y[1][63] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155865|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \data_buffer_reg[7][10]  ( .D(n3342), .CK(clk), .RN(n11878), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155871|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_X_reg[7][55]  ( .D(n4554), .CK(clk), .RN(n11925), .Q(\f_X[7][55] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155897|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_Y_reg[2][63]  ( .D(n4226), .CK(clk), .RN(n12005), .Q(\f_Y[2][63] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155942|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_Y_reg[2][50]  ( .D(n6411), .CK(clk), .RN(n12004), .Q(\f_Y[2][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155948|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[6][61]  ( .D(n4612), .CK(clk), .RN(n11948), .Q(\f_X[6][61] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155952|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[7][11]  ( .D(n3374), .CK(clk), .RN(n11876), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155961|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[26][12]  ( .D(n3387), .CK(clk), .RN(n11875), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155984|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[31][5]  ( .D(n6028), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155994|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[31][13]  ( .D(n7217), .CK(clk), .RN(n11905), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155996|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[31][8]  ( .D(n3254), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,155998|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[28][8]  ( .D(n10038), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156000|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[28][9]  ( .D(n3289), .CK(clk), .RN(n11883), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156002|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[28][4]  ( .D(n3129), .CK(clk), .RN(n11896), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156018|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][53]  ( .D(n3980), .CK(clk), .RN(n11971), .Q(\f_Y[4][53] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156023|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][49]  ( .D(n3984), .CK(clk), .RN(n11971), .Q(\f_Y[4][49] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156025|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][48]  ( .D(n3985), .CK(clk), .RN(n11971), .Q(\f_Y[4][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156027|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_Y_reg[4][55]  ( .D(n3978), .CK(clk), .RN(n11971), .Q(\f_Y[4][55] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156031|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[6][50]  ( .D(n4623), .CK(clk), .RN(n11946), .Q(\f_X[6][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156755|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[6][58]  ( .D(n4615), .CK(clk), .RN(n11947), .Q(\f_X[6][58] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156777|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[6][56]  ( .D(n4617), .CK(clk), .RN(n11947), .Q(\f_X[6][56] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156779|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[6][57]  ( .D(n4616), .CK(clk), .RN(n11947), .Q(\f_X[6][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156783|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[5][59]  ( .D(n4678), .CK(clk), .RN(n11965), .Q(\f_X[5][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156789|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \f_X_reg[6][46]  ( .D(n4627), .CK(clk), .RN(n11945), .Q(\f_X[6][46] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156801|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[17][15]  ( .D(n3492), .CK(clk), .RN(n11866), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156808|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[30][6]  ( .D(n7681), .CK(clk), .RN(n11891), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156839|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[30][8]  ( .D(n3255), .CK(clk), .RN(n11886), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156843|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[25][6]  ( .D(n3196), .CK(clk), .RN(n11890), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156851|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[25][11]  ( .D(n3356), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156854|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[30][10]  ( .D(n3319), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156856|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[25][5]  ( .D(n3164), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156859|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[30][15]  ( .D(n3479), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156865|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[28][15]  ( .D(n3481), .CK(clk), .RN(n11867), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156880|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[25][13]  ( .D(n3420), .CK(clk), .RN(n11872), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156884|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[25][7]  ( .D(n3228), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156892|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX1 \counter_fft_reg[0]  ( .D(n5368), .CK(clk), .RN(n11857), .QN(n3582)
                            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156900|28): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX2 \f_X_reg[5][62]  ( .D(n4675), .CK(clk), .RN(n11965), .Q(\f_X[5][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156908|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX1 \data_buffer_reg[25][14]  ( .D(n3452), .CK(clk), .RN(n11870), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156915|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX2 \data_buffer_reg[25][9]  ( .D(n3292), .CK(clk), .RN(n11883), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156921|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX2 \data_buffer_reg[25][10]  ( .D(n3324), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,156926|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFSRX1 \fir_d_reg[0]  ( .D(N73), .CK(clk), .SN(1'b1), .RN(n13852), .Q(
                       |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157057|23): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18873): QN

  DFFRX2 \f_X_reg[7][54]  ( .D(n4555), .CK(clk), .RN(n11924), .Q(\f_X[7][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157061|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_X_reg[6][54]  ( .D(n4619), .CK(clk), .RN(n11947), .Q(\f_X[6][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157076|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][51]  ( .D(n4622), .CK(clk), .RN(n11946), .Q(\f_X[6][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157078|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[23][11]  ( .D(n3358), .CK(clk), .RN(n11877), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157086|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][63]  ( .D(n4674), .CK(clk), .RN(n11965), .Q(\f_X[5][63] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157088|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[1][41]  ( .D(n4376), .CK(clk), .RN(n12019), .Q(\f_Y[1][41] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157095|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][51]  ( .D(n4238), .CK(clk), .RN(n12004), .Q(\f_Y[2][51] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157097|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][47]  ( .D(n4626), .CK(clk), .RN(n11945), .Q(\f_X[6][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157116|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][45]  ( .D(n4692), .CK(clk), .RN(n11962), .Q(\f_X[5][45] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157126|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[3][60]  ( .D(n4805), .CK(clk), .RN(n11996), .Q(\f_X[3][60] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157128|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_X_reg[6][48]  ( .D(n4625), .CK(clk), .RN(n11946), .Q(\f_X[6][48] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157130|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[7][63]  ( .D(n4546), .CK(clk), .RN(n11931), .Q(\f_X[7][63] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157132|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_X_reg[7][61]  ( .D(n4548), .CK(clk), .RN(n11930), .Q(\f_X[7][61] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157134|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \data_buffer_reg[29][14]  ( .D(n9946), .CK(clk), .RN(n11870), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157149|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][7]  ( .D(n7638), .CK(clk), .RN(n11888), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157180|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][49]  ( .D(n4624), .CK(clk), .RN(n11946), .Q(\f_X[6][49] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157201|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][4]  ( .D(n8132), .CK(clk), .RN(n11896), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157203|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][54]  ( .D(n4235), .CK(clk), .RN(n12004), .Q(\f_Y[2][54] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157207|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[3][52]  ( .D(n4813), .CK(clk), .RN(n11995), .Q(\f_X[3][52] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157220|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][50]  ( .D(n3983), .CK(clk), .RN(n11971), .Q(\f_Y[4][50] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157224|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[26][8]  ( .D(n7080), .CK(clk), .RN(n11885), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157226|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[4][58]  ( .D(n3975), .CK(clk), .RN(n11972), .Q(\f_Y[4][58] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157236|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[31][7]  ( .D(n9534), .CK(clk), .RN(n11906), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157266|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[6][59]  ( .D(n4614), .CK(clk), .RN(n11947), .Q(\f_X[6][59] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157278|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[0][15]  ( .D(n5826), .CK(clk), .RN(n11865), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157290|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_X_reg[5][49]  ( .D(n4688), .CK(clk), .RN(n11963), .Q(\f_X[5][49] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157319|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX2 \f_Y_reg[4][57]  ( .D(n3976), .CK(clk), .RN(n11971), .Q(\f_Y[4][57] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157325|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18376): QN

  DFFRX4 \f_X_reg[5][47]  ( .D(n4690), .CK(clk), .RN(n11963), .Q(\f_X[5][47] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157348|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \f_Y_reg[2][62]  ( .D(n4227), .CK(clk), .RN(n12005), .Q(\f_Y[2][62] )
                        |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157353|24): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[28][6]  ( .D(n8286), .CK(clk), .RN(n11891), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157361|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[30][5]  ( .D(n7355), .CK(clk), .RN(n11893), .Q(
                                |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157365|32): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  DFFRX4 \data_buffer_reg[20][10]  ( .D(n3329), .CK(clk), .RN(n11880), .Q(
                                 |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,157371|33): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18445): QN

  fft_butterFly_0_DW01_add_0_DW01_add_14 add_579 ( .A({X[31], X[31:0]}), .B({
                                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12863|47): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,8): CO

  fft_butterFly_0_DW01_add_1_DW01_add_15 add_578 ( .A({X[63], X[63:32]}), .B({
                                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12866|47): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,86): CO

  fft_butterFly_0_DW01_sub_2_DW01_sub_9 sub_582 ( .A({Y[31], Y[31:0]}), .B({
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12869|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,166): CO

  fft_butterFly_0_DW01_sub_5 sub_583 ( .A({X[31], X[31:0]}), .B({Y[31], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12902|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,5000): CO

  fft_butterFly_0_DW01_sub_6 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12912|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,5315): CO

  fft_butterFly_0_DW01_add_6 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12929|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,8874): CO

  ADDFXL U385 ( .A(A[15]), .B(B[15]), .CI(n322), .CO(n321) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,8911|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U386 ( .A(A[14]), .B(B[14]), .CI(n323), .CO(n322) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,8912|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U387 ( .A(A[13]), .B(B[13]), .CI(n324), .CO(n323) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,8913|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  fft_butterFly_0_DW01_add_7 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12965|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,12364): CO

  ADDFXL U408 ( .A(A[15]), .B(B[15]), .CI(n345), .CO(n344) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12401|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U409 ( .A(A[14]), .B(B[14]), .CI(n346), .CO(n345) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12402|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U410 ( .A(A[13]), .B(B[13]), .CI(n347), .CO(n346) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,12403|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  fft_butterFly_7_DW01_add_0_DW01_add_12 add_579 ( .A({X[31], X[31:0]}), .B({
                                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27838|47): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,12995): CO

  fft_butterFly_7_DW01_add_1_DW01_add_13 add_578 ( .A({X[63], X[63:32]}), .B({
                                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27841|47): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,13071): CO

  fft_butterFly_7_DW01_sub_5 sub_583 ( .A({X[31], X[31:0]}), .B({Y[31], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27857|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,19171): CO

  fft_butterFly_7_DW01_sub_3 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27867|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,19562): CO

  fft_butterFly_7_DW01_sub_7 sub_582 ( .A({Y[31], Y[31:0]}), .B({X[31], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27884|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,23182): CO

  fft_butterFly_7_DW01_add_6 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27909|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,26838): CO

  fft_butterFly_7_DW01_add_7 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,27938|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,27296): CO

  fft_butterFly_6_DW01_add_0_DW01_add_10 add_579 ( .A({X[31], X[31:0]}), .B({
                                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43746|47): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,27968): CO

  fft_butterFly_6_DW01_add_1_DW01_add_11 add_578 ( .A({X[63], X[63:32]}), .B({
                                               |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43749|47): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,28046): CO

  fft_butterFly_6_DW01_sub_3 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43763|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,31629): CO

  fft_butterFly_6_DW01_sub_6 sub_583 ( .A({X[31], X[31:0]}), .B({Y[31], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43780|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,35370): CO

  fft_butterFly_6_DW01_sub_8 sub_582 ( .A({Y[31], Y[31:30], n17, Y[28:0]}), 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43800|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,39060): CO

  fft_butterFly_6_DW01_add_6 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43825|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,42724): CO

  fft_butterFly_6_DW01_add_7 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43852|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,43179): CO

  ADDFXL U475 ( .A(A[1]), .B(B[1]), .CI(n616), .CO(n411) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,43219|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  fft_butterFly_5_DW01_add_0_DW01_add_8 add_579 ( .A({n4, n4, X[30], n7, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59672|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,43884): CO

  fft_butterFly_5_DW01_add_1_DW01_add_9 add_578 ( .A({X[63], X[63:32]}), .B({
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59676|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,43965): CO

  fft_butterFly_5_DW01_sub_5 sub_583 ( .A({n4, X[31:30], n7, X[28:26], n16, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59688|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,47485): CO

  fft_butterFly_5_DW01_sub_3 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59699|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,47893): CO

  fft_butterFly_5_DW01_sub_7 sub_582 ( .A({Y[31], Y[31], n5, Y[29:19], n13, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59716|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,51685): CO

  fft_butterFly_5_DW01_add_6 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59742|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,55250): CO

  fft_butterFly_5_DW01_add_7 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,59779|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,59119): CO

  fft_butterFly_4_DW01_add_0_DW01_add_6 add_579 ( .A({X[31], X[31:6], n6, n12, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72729|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,59809): CO

  fft_butterFly_4_DW01_add_1_DW01_add_7 add_578 ( .A({X[63], X[63:32]}), .B({
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72732|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,59885): CO

  fft_butterFly_4_DW01_sub_4 sub_582 ( .A({Y[31], Y[31:0]}), .B({X[31], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72750|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,62729): CO

  fft_butterFly_4_DW01_add_6 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72766|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,65858): CO

  ADDFXL U452 ( .A(A[15]), .B(B[15]), .CI(n389), .CO(n388) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,65897|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U453 ( .A(A[14]), .B(B[14]), .CI(n390), .CO(n389) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,65898|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U454 ( .A(A[13]), .B(B[13]), .CI(n391), .CO(n390) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,65899|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U455 ( .A(A[12]), .B(B[12]), .CI(n392), .CO(n391) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,65900|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U456 ( .A(A[11]), .B(B[11]), .CI(n393), .CO(n392) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,65901|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U457 ( .A(A[10]), .B(B[10]), .CI(n688), .CO(n393) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,65902|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  fft_butterFly_4_DW01_sub_6 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72793|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,66291): CO

  fft_butterFly_4_DW01_sub_7 sub_583 ( .A({X[31], X[31:6], n6, n12, X[3:0]}), 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72795|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,66620): CO

  fft_butterFly_4_DW01_add_7 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72827|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,72227): CO

  ADDFXL U379 ( .A(A[15]), .B(B[15]), .CI(n316), .CO(n315) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72263|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U380 ( .A(A[14]), .B(B[14]), .CI(n317), .CO(n316) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72264|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  ADDFXL U381 ( .A(A[13]), .B(B[13]), .CI(n318), .CO(n317) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,72265|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  fft_butterFly_3_DW01_add_0_DW01_add_4 add_579 ( .A({n36, n36, X[30:28], n11, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88179|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,72859): CO

  fft_butterFly_3_DW01_add_1_DW01_add_5 add_578 ( .A({X[63], X[63:32]}), .B({
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88182|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,72936): CO

  fft_butterFly_3_DW01_sub_5 sub_583 ( .A({n36, X[31:28], n11, X[26:1], n28}), 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88195|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,75795): CO

  fft_butterFly_3_DW01_sub_3 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88205|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,76203): CO

  fft_butterFly_3_DW01_sub_7 sub_582 ( .A({Y[31], Y[31], n15, Y[29:21], n25, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88223|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,79897): CO

  fft_butterFly_3_DW01_add_6 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88249|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,83519): CO

  fft_butterFly_3_DW01_add_7 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,88288|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,87602): CO

  fft_butterFly_2_DW01_add_0_DW01_add_2 add_579 ( .A({n5, n5, X[30:0]}), .B({
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103029|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,88318): CO

  fft_butterFly_2_DW01_add_1_DW01_add_3 add_578 ( .A({X[63], X[63:32]}), .B({
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103032|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,88394): CO

  fft_butterFly_2_DW01_sub_4 sub_582 ( .A({Y[31], Y[31:23], n25, Y[21:17], n18, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103060|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,94140): CO

  fft_butterFly_2_DW01_sub_3 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103070|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,94541): CO

  fft_butterFly_2_DW01_sub_6 sub_583 ( .A({n5, X[31:0]}), .B({Y[31], Y[31:0]}), 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103072|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,94931): CO

  fft_butterFly_2_DW01_add_6 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103107|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,102018): CO

  ADDFXL U444 ( .A(A[1]), .B(B[1]), .CI(n587), .CO(n380) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,102058|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14175): S

  fft_butterFly_2_DW01_add_7 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,103136|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,102472): CO

  fft_butterFly_1_DW01_add_0 add_579 ( .A({X[31], X[31:25], n9, X[23:21], n7, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118488|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,103166): CO

  fft_butterFly_1_DW01_add_1 add_578 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118491|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,103247): CO

  fft_butterFly_1_DW01_sub_6 sub_583 ( .A({X[31], X[31:25], n9, X[23:21], n7, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118502|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,106128): CO

  fft_butterFly_1_DW01_sub_7 sub_581 ( .A({X[63], X[63:32]}), .B({Y[63], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118527|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,110079): CO

  fft_butterFly_1_DW01_add_6 add_586 ( .A({N194, N193, N192, N191, N190, N189, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118538|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,113801): CO

  fft_butterFly_1_DW01_sub_8 sub_582 ( .A({Y[31], Y[31:0]}), .B({X[31], 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118567|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,114236): CO

  fft_butterFly_1_DW01_add_7 add_585 ( .A({N64, N63, N62, N61, N60, N59, N58, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,118593|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,117943): CO

  FAS_DW_cmp_0 gt_331 ( .A(cmp_3_0[32:0]), .B(cmp_3_1[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171727|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,118623): EQ_NE

  FAS_DW_cmp_1 gt_329 ( .A(cmp_2_2[32:0]), .B(cmp_2_3[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171729|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,118763): EQ_NE

  FAS_DW_cmp_2 gt_328 ( .A(cmp_2_0[32:0]), .B(cmp_2_1[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171731|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,118903): EQ_NE

  FAS_DW_cmp_3 gt_326 ( .A(cmp_1_6[32:0]), .B(cmp_1_7[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171733|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119043): EQ_NE

  FAS_DW_cmp_4 gt_325 ( .A(cmp_1_4[32:0]), .B(cmp_1_5[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171735|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119183): EQ_NE

  FAS_DW_cmp_5 gt_324 ( .A(cmp_1_2[32:0]), .B(cmp_1_3[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171737|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119323): EQ_NE

  FAS_DW_cmp_6 gt_323 ( .A(cmp_1_0[32:0]), .B(cmp_1_1[32:0]), .TC(1'b0), 
                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171739|20): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119463): EQ_NE

  FAS_DW_cmp_7 gte_321 ( .A(pow2_add_14), .B(pow2_add_15), .TC(1'b1), .GE_LT(
                     |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171741|21): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119603): EQ_NE

  FAS_DW_cmp_8 gte_320 ( .A(pow2_add_12), .B(pow2_add_13), .TC(1'b1), .GE_LT(
                     |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171743|21): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119741): EQ_NE

  FAS_DW_cmp_9 gte_319 ( .A(pow2_add_10), .B(pow2_add_11), .TC(1'b1), .GE_LT(
                     |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171745|21): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,119879): EQ_NE

  FAS_DW_cmp_10 gte_318 ( .A(pow2_add_8), .B(pow2_add_9), .TC(1'b1), .GE_LT(
                      |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171747|22): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,120017): EQ_NE

  FAS_DW_cmp_11 gte_317 ( .A(pow2_add_6), .B(pow2_add_7), .TC(1'b1), .GE_LT(
                      |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171749|22): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,120155): EQ_NE

  FAS_DW_cmp_12 gte_316 ( .A(pow2_add_4), .B(pow2_add_5), .TC(1'b1), .GE_LT(
                      |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171751|22): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,120293): EQ_NE

  FAS_DW_cmp_13 gte_315 ( .A(pow2_add_2), .B(pow2_add_3), .TC(1'b1), .GE_LT(
                      |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171753|22): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,120431): EQ_NE

  FAS_DW_cmp_14 gte_314 ( .A(pow2_add_0), .B(pow2_add_1), .TC(1'b1), .GE_LT(
                      |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171755|22): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,120569): EQ_NE

  FAS_DW01_add_3_DW01_add_19 add_298 ( .A({N184, N184, N183, N182, N181, N180, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171765|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,121325): CO

  FAS_DW01_add_2_DW01_add_18 add_299 ( .A({N248, N248, N247, N246, N245, N244, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171780|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,122017): CO

  FAS_DW01_add_11_DW01_add_27 add_307 ( .A({N760, N760, N759, N758, N757, N756, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171797|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,122709): CO

  FAS_DW01_add_15_DW01_add_31 add_305 ( .A({N632, N632, N631, N630, N629, N628, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171814|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,123401): CO

  FAS_DW01_add_13_DW01_add_29 add_311 ( .A({N1016, N1016, N1015, N1014, N1013, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171831|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,124093): CO

  FAS_DW01_add_12_DW01_add_28 add_303 ( .A({N504, N504, N503, N502, N501, N500, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171849|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,124785): CO

  FAS_DW01_add_14_DW01_add_30 add_309 ( .A({N888, N888, N887, N886, N885, N884, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171866|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,125477): CO

  FAS_DW01_add_1_DW01_add_17 add_301 ( .A({N376, N376, N375, N374, N373, N372, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171883|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,126169): CO

  FAS_DW01_add_8_DW01_add_24 add_306 ( .A({N696, N696, N695, N694, N693, N692, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171900|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,126861): CO

  FAS_DW01_add_6_DW01_add_22 add_312 ( .A({N1080, N1080, N1079, N1078, N1077, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171917|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,127553): CO

  FAS_DW01_add_5_DW01_add_21 add_304 ( .A({N568, N568, N567, N566, N565, N564, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171935|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,128245): CO

  FAS_DW01_add_7_DW01_add_23 add_310 ( .A({N952, N952, N951, N950, N949, N948, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171952|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,128937): CO

  FAS_DW01_add_4_DW01_add_20 add_302 ( .A({N440, N440, N439, N438, N437, N436, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171969|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,129629): CO

  FAS_DW01_add_10_DW01_add_26 add_308 ( .A({N824, N824, N823, N822, N821, N820, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,171986|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,130321): CO

  FAS_DW01_add_9_DW01_add_25 add_300 ( .A({N312, N312, N311, N310, N309, N308, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172003|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,131013): CO

  FAS_DW01_add_0_DW01_add_16 add_297 ( .A({N120, N120, N119, N118, N117, N116, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172019|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,131705): CO

  ADDHX1 U364 ( .A(n335), .B(n339), .S(n419) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,131849|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14031): CO

  ADDFHX4 U558 ( .A(n363), .B(n368), .CI(n361), .S(n502) );
             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,132683|13): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14693): CO

  CMPR42X2 U448 ( .A(n323), .B(n296), .C(n278), .D(n275), .ICI(n274), .S(n406)
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,134444|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  ADDFHX2 U360 ( .A(n281), .B(n284), .CI(n277), .S(n398) );
             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,134706|13): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14619): CO

  ADDFHX4 U460 ( .A(n323), .B(n326), .CI(n325), .S(n404) );
             |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,134806|13): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14693): CO

  CMPR42X2 U411 ( .A(n285), .B(n280), .C(n293), .D(n291), .ICI(n251), .S(n369)
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,136009|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  CMPR42X2 U432 ( .A(a[11]), .B(n274), .C(n283), .D(n291), .ICI(n245), .S(n383) );
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,136031|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  CMPR42X2 U433 ( .A(n285), .B(n280), .C(n293), .D(n291), .ICI(n251), .CO(n375) );
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,136032|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): S
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  CMPR42X2 U291 ( .A(a[4]), .B(\a[1] ), .C(a[7]), .D(a[9]), .ICI(n215), .S(
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,138352|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  CMPR42X2 U294 ( .A(a[7]), .B(a[4]), .C(a[10]), .D(a[12]), .ICI(n204), .S(
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,138356|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  FAS_DW01_add_69 add_17_root_add_147 ( .A({\mul[26][36] , \mul[26][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172308|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,138730): CO

  FAS_DW01_add_67 add_29_root_add_147 ( .A({\mul[2][36] , \mul[2][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172333|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,138990): CO

  FAS_DW01_add_74 add_30_root_add_147 ( .A({\mul[0][36] , \mul[0][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172351|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,139252): CO

  FAS_DW01_add_64 add_28_root_add_147 ( .A({\mul[4][36] , \mul[4][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172368|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,139494): CO

  FAS_DW01_add_58 add_25_root_add_147 ( .A({\mul[10][36] , \mul[10][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172384|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,139750): CO

  FAS_DW01_add_60 add_26_root_add_147 ( .A({\mul[8][36] , \mul[8][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172402|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,140026): CO

  FAS_DW01_add_66 add_20_root_add_147 ( .A({\mul[20][36] , \mul[20][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172419|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,140316): CO

  FAS_DW01_add_61 add_21_root_add_147 ( .A({\mul[18][36] , \mul[18][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172442|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,140580): CO

  FAS_DW01_add_53 add_24_root_add_147 ( .A({\mul[12][36] , \mul[12][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172465|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,140888): CO

  FAS_DW01_add_59 add_12_root_add_147 ( .A({n14335, n14335, n14347, n14358, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172484|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,141207): CO

  FAS_DW01_add_68 add_14_root_add_147 ( .A({sum_1_15_37, sum_1_15_37, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172495|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,141535): CO

  FAS_DW01_add_71 add_19_root_add_147 ( .A({\mul[22][36] , \mul[22][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172518|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,141818): CO

  FAS_DW01_add_56 add_22_root_add_147 ( .A({\mul[16][36] , \mul[16][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172542|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,142111): CO

  FAS_DW01_add_49 add_23_root_add_147 ( .A({\mul[14][36] , \mul[14][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172562|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,142453): CO

  FAS_DW01_add_57 add_10_root_add_147 ( .A({n14183, n14183, n14184, n14185, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172582|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,142811): CO

  FAS_DW01_add_50 add_11_root_add_147 ( .A({n14672, n14672, n14672, n14674, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172598|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,143167): CO

  FAS_DW01_add_65 add_9_root_add_147 ( .A({sum_1_9_37, sum_1_9_37, sum_1_9_37, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172609|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,143535): CO

  FAS_DW01_add_51 add_5_root_add_147 ( .A({n14218, n14218, n14218, n14218, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172634|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,143881): CO

  FAS_DW01_add_54 add_4_root_add_147 ( .A({n14289, n14289, n14289, n14290, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172647|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,144258): CO

  FAS_DW01_add_55 add_2_root_add_0_root_add_147 ( .A({n14365, n14366, n14367, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172664|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,144640): CO

  CMPR42X2 U369 ( .A(n249), .B(n247), .C(n244), .D(a[9]), .ICI(n225), .S(n318)
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,145184|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  CMPR42X2 U395 ( .A(n250), .B(n248), .C(n245), .D(a[8]), .ICI(n230), .S(n324)
              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,145211|14): 2 output ports were not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,17588): CO
ncelab: (/home/lin/github/tsmc13_neg.v,17588): ICO

  FAS_DW01_add_83 add_6_root_add_147 ( .A({sum_1_6_37, sum_1_6_37, sum_1_6_37, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172755|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,146486): CO

  FAS_DW01_add_78 add_0_root_add_0_root_add_147 ( .A({n14519, n14520, n14521, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172776|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,146732): CO

  ADDFX2 U244 ( .A(A[1]), .B(n282), .CI(B[1]), .CO(n165) );
            |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,146798|12): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,14323): S

  FAS_DW01_add_80 add_2_root_add_147 ( .A({n14405, n14405, n14406, n14407, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172795|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,146934): CO

  FAS_DW01_add_79 add_1_root_add_0_root_add_147 ( .A({n14326, n14326, n14327, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172808|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,147221): CO

  FAS_DW01_add_85 add_8_root_add_147 ( .A({sum_2_4_38, sum_2_4_38, sum_2_4_38, 
                                   |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172822|35): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,147520): CO

  FAS_DW01_add_84 add_18_root_add_147 ( .A({\mul[24][36] , \mul[24][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172843|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,147736): CO

  FAS_DW01_add_86 add_27_root_add_147 ( .A({\mul[6][36] , \mul[6][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172867|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,147920): CO

  FAS_DW01_add_87 add_13_root_add_147 ( .A({n14125, n14125, n14125, n14125, 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172887|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,148184): CO

  FAS_DW01_add_92 add_15_root_add_147 ( .A({\mul[30][36] , \mul[30][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172908|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,148414): CO

  FAS_DW01_add_93 add_16_root_add_147 ( .A({\mul[28][36] , \mul[28][36] , 
                                    |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172945|36): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,148912): CO

  FAS_DW01_add_94 add_3_root_add_0_root_add_147 ( .A({sum_1_7_37, sum_1_7_37, 
                                              |
ncelab: *W,CUVWSP (../syn/FAS_syn.v,172971|46): 1 output port was not connected:
ncelab: (../syn/FAS_syn.v,149147): CO

	Reading SDF file from location "../syn/FAS_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     FAS_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture1.DUT
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U449 of module XNOR2X1 <../syn/FAS_syn.sdf, line 326378>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U449 of module XNOR2X1 <../syn/FAS_syn.sdf, line 326379>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U449 of module XNOR2X1 <../syn/FAS_syn.sdf, line 326382>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U449 of module XNOR2X1 <../syn/FAS_syn.sdf, line 326383>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U419 of module XOR2X4 <../syn/FAS_syn.sdf, line 326671>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U419 of module XOR2X4 <../syn/FAS_syn.sdf, line 326672>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U419 of module XOR2X4 <../syn/FAS_syn.sdf, line 326675>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U419 of module XOR2X4 <../syn/FAS_syn.sdf, line 326676>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U417 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326698>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U417 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326699>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U417 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326702>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U417 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326703>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U414 of module XOR2X4 <../syn/FAS_syn.sdf, line 326733>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U414 of module XOR2X4 <../syn/FAS_syn.sdf, line 326734>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U414 of module XOR2X4 <../syn/FAS_syn.sdf, line 326737>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U414 of module XOR2X4 <../syn/FAS_syn.sdf, line 326738>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U410 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326780>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U410 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326781>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U410 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326784>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U410 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326785>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U409 of module XOR2X4 <../syn/FAS_syn.sdf, line 326796>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U409 of module XOR2X4 <../syn/FAS_syn.sdf, line 326797>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U409 of module XOR2X4 <../syn/FAS_syn.sdf, line 326800>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U409 of module XOR2X4 <../syn/FAS_syn.sdf, line 326801>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U407 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326822>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U407 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326823>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U407 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326826>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U407 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326827>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U405 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326848>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U405 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326849>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U405 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326852>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U405 of module XNOR2X4 <../syn/FAS_syn.sdf, line 326853>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U401 of module XOR2X4 <../syn/FAS_syn.sdf, line 326895>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U401 of module XOR2X4 <../syn/FAS_syn.sdf, line 326896>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U401 of module XOR2X4 <../syn/FAS_syn.sdf, line 326899>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U401 of module XOR2X4 <../syn/FAS_syn.sdf, line 326900>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327017>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327018>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327021>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327022>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U383 of module XOR2X4 <../syn/FAS_syn.sdf, line 327093>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U383 of module XOR2X4 <../syn/FAS_syn.sdf, line 327094>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U383 of module XOR2X4 <../syn/FAS_syn.sdf, line 327097>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U383 of module XOR2X4 <../syn/FAS_syn.sdf, line 327098>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U376 of module XOR2X4 <../syn/FAS_syn.sdf, line 327169>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U376 of module XOR2X4 <../syn/FAS_syn.sdf, line 327170>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U376 of module XOR2X4 <../syn/FAS_syn.sdf, line 327173>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U376 of module XOR2X4 <../syn/FAS_syn.sdf, line 327174>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U360 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327335>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U360 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327336>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U360 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327339>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U360 of module XNOR2X4 <../syn/FAS_syn.sdf, line 327340>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U309 of module XOR2X2 <../syn/FAS_syn.sdf, line 327836>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U309 of module XOR2X2 <../syn/FAS_syn.sdf, line 327837>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U309 of module XOR2X2 <../syn/FAS_syn.sdf, line 327840>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U309 of module XOR2X2 <../syn/FAS_syn.sdf, line 327841>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U305 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 327881>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U305 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 327882>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U305 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 327885>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U305 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 327886>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 327989>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 327990>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 327993>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 327994>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U290 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328045>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U290 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328046>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U290 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328049>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U290 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328050>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U283 of module XOR2X4 <../syn/FAS_syn.sdf, line 328119>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U283 of module XOR2X4 <../syn/FAS_syn.sdf, line 328120>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U283 of module XOR2X4 <../syn/FAS_syn.sdf, line 328123>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U283 of module XOR2X4 <../syn/FAS_syn.sdf, line 328124>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U277 of module XOR2X4 <../syn/FAS_syn.sdf, line 328184>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U277 of module XOR2X4 <../syn/FAS_syn.sdf, line 328185>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U277 of module XOR2X4 <../syn/FAS_syn.sdf, line 328188>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U277 of module XOR2X4 <../syn/FAS_syn.sdf, line 328189>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U275 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328211>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U275 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328212>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U275 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328215>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U275 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328216>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328297>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328298>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328301>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 328302>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U260 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328369>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U260 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328370>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U260 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328373>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U260 of module XNOR2X2 <../syn/FAS_syn.sdf, line 328374>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U255 of module XOR2X4 <../syn/FAS_syn.sdf, line 328422>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U255 of module XOR2X4 <../syn/FAS_syn.sdf, line 328423>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U255 of module XOR2X4 <../syn/FAS_syn.sdf, line 328426>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_3_root_add_0_root_add_147.U255 of module XOR2X4 <../syn/FAS_syn.sdf, line 328427>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U385 of module XOR2X2 <../syn/FAS_syn.sdf, line 329049>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U385 of module XOR2X2 <../syn/FAS_syn.sdf, line 329050>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U385 of module XOR2X2 <../syn/FAS_syn.sdf, line 329053>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U385 of module XOR2X2 <../syn/FAS_syn.sdf, line 329054>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U370 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329208>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U370 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329209>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U370 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329212>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U370 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329213>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U368 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329234>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U368 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329235>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U368 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329238>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U368 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329239>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U366 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329260>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U366 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329261>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U366 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329264>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U366 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329265>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U356 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329369>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U356 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329370>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U356 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329373>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U356 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329374>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U355 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329385>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U355 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329386>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U355 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329389>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U355 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329390>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329453>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329454>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329457>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 329458>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U345 of module XOR2X4 <../syn/FAS_syn.sdf, line 329500>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U345 of module XOR2X4 <../syn/FAS_syn.sdf, line 329501>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U345 of module XOR2X4 <../syn/FAS_syn.sdf, line 329504>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U345 of module XOR2X4 <../syn/FAS_syn.sdf, line 329505>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U341 of module XOR2X2 <../syn/FAS_syn.sdf, line 329547>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U341 of module XOR2X2 <../syn/FAS_syn.sdf, line 329548>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U341 of module XOR2X2 <../syn/FAS_syn.sdf, line 329551>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U341 of module XOR2X2 <../syn/FAS_syn.sdf, line 329552>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U334 of module XOR2X4 <../syn/FAS_syn.sdf, line 329627>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U334 of module XOR2X4 <../syn/FAS_syn.sdf, line 329628>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U334 of module XOR2X4 <../syn/FAS_syn.sdf, line 329631>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U334 of module XOR2X4 <../syn/FAS_syn.sdf, line 329632>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 329906>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 329907>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 329910>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 329911>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U303 of module XOR2X2 <../syn/FAS_syn.sdf, line 329942>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U303 of module XOR2X2 <../syn/FAS_syn.sdf, line 329943>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U303 of module XOR2X2 <../syn/FAS_syn.sdf, line 329946>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U303 of module XOR2X2 <../syn/FAS_syn.sdf, line 329947>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U292 of module XOR2X1 <../syn/FAS_syn.sdf, line 330062>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U292 of module XOR2X1 <../syn/FAS_syn.sdf, line 330063>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U292 of module XOR2X1 <../syn/FAS_syn.sdf, line 330066>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U292 of module XOR2X1 <../syn/FAS_syn.sdf, line 330067>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U284 of module XOR2X2 <../syn/FAS_syn.sdf, line 330149>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U284 of module XOR2X2 <../syn/FAS_syn.sdf, line 330150>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U284 of module XOR2X2 <../syn/FAS_syn.sdf, line 330153>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U284 of module XOR2X2 <../syn/FAS_syn.sdf, line 330154>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U281 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330185>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U281 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330186>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U281 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330189>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U281 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330190>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U276 of module XOR2X4 <../syn/FAS_syn.sdf, line 330243>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U276 of module XOR2X4 <../syn/FAS_syn.sdf, line 330244>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U276 of module XOR2X4 <../syn/FAS_syn.sdf, line 330247>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U276 of module XOR2X4 <../syn/FAS_syn.sdf, line 330248>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U273 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330279>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U273 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330280>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U273 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330283>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U273 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330284>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U271 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330305>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U271 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330306>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U271 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330309>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U271 of module XNOR2X4 <../syn/FAS_syn.sdf, line 330310>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U270 of module XOR2X4 <../syn/FAS_syn.sdf, line 330321>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U270 of module XOR2X4 <../syn/FAS_syn.sdf, line 330322>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U270 of module XOR2X4 <../syn/FAS_syn.sdf, line 330325>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U270 of module XOR2X4 <../syn/FAS_syn.sdf, line 330326>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U261 of module XOR2X2 <../syn/FAS_syn.sdf, line 330419>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U261 of module XOR2X2 <../syn/FAS_syn.sdf, line 330420>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U261 of module XOR2X2 <../syn/FAS_syn.sdf, line 330423>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U261 of module XOR2X2 <../syn/FAS_syn.sdf, line 330424>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U247 of module XOR2X2 <../syn/FAS_syn.sdf, line 330565>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U247 of module XOR2X2 <../syn/FAS_syn.sdf, line 330566>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U247 of module XOR2X2 <../syn/FAS_syn.sdf, line 330569>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U247 of module XOR2X2 <../syn/FAS_syn.sdf, line 330570>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U246 of module XOR2X4 <../syn/FAS_syn.sdf, line 330581>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U246 of module XOR2X4 <../syn/FAS_syn.sdf, line 330582>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U246 of module XOR2X4 <../syn/FAS_syn.sdf, line 330585>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U246 of module XOR2X4 <../syn/FAS_syn.sdf, line 330586>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U242 of module XOR2X2 <../syn/FAS_syn.sdf, line 330628>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_16_root_add_147.U242 of module XOR2X2 <../syn/FAS_syn.sdf, line 330629>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U242 of module XOR2X2 <../syn/FAS_syn.sdf, line 330632>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_16_root_add_147.U242 of module XOR2X2 <../syn/FAS_syn.sdf, line 330633>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U502 of module ADDFXL <../syn/FAS_syn.sdf, line 330653>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U502 of module ADDFXL <../syn/FAS_syn.sdf, line 330654>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U502 of module ADDFXL <../syn/FAS_syn.sdf, line 330659>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U502 of module ADDFXL <../syn/FAS_syn.sdf, line 330660>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U502 of module ADDFXL <../syn/FAS_syn.sdf, line 330663>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U502 of module ADDFXL <../syn/FAS_syn.sdf, line 330664>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U501 of module ADDFXL <../syn/FAS_syn.sdf, line 330684>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U501 of module ADDFXL <../syn/FAS_syn.sdf, line 330685>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U501 of module ADDFXL <../syn/FAS_syn.sdf, line 330690>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U501 of module ADDFXL <../syn/FAS_syn.sdf, line 330691>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U501 of module ADDFXL <../syn/FAS_syn.sdf, line 330694>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U501 of module ADDFXL <../syn/FAS_syn.sdf, line 330695>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U499 of module ADDHX1 <../syn/FAS_syn.sdf, line 330718>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U499 of module ADDHX1 <../syn/FAS_syn.sdf, line 330719>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U499 of module ADDHX1 <../syn/FAS_syn.sdf, line 330722>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U499 of module ADDHX1 <../syn/FAS_syn.sdf, line 330723>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U497 of module XNOR2X1 <../syn/FAS_syn.sdf, line 330744>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U497 of module XNOR2X1 <../syn/FAS_syn.sdf, line 330745>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U497 of module XNOR2X1 <../syn/FAS_syn.sdf, line 330748>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U497 of module XNOR2X1 <../syn/FAS_syn.sdf, line 330749>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U492 of module ADDFXL <../syn/FAS_syn.sdf, line 330806>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U492 of module ADDFXL <../syn/FAS_syn.sdf, line 330807>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U492 of module ADDFXL <../syn/FAS_syn.sdf, line 330812>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U492 of module ADDFXL <../syn/FAS_syn.sdf, line 330813>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U492 of module ADDFXL <../syn/FAS_syn.sdf, line 330816>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U492 of module ADDFXL <../syn/FAS_syn.sdf, line 330817>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U458 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331158>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U458 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331159>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U458 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331164>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U458 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331165>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U458 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331168>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U458 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331169>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U445 of module XOR2X2 <../syn/FAS_syn.sdf, line 331294>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U445 of module XOR2X2 <../syn/FAS_syn.sdf, line 331295>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U445 of module XOR2X2 <../syn/FAS_syn.sdf, line 331298>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U445 of module XOR2X2 <../syn/FAS_syn.sdf, line 331299>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U443 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331330>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U443 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331331>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U443 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331336>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U443 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331337>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U443 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331340>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U443 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331341>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U422 of module XNOR2X2 <../syn/FAS_syn.sdf, line 331552>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U422 of module XNOR2X2 <../syn/FAS_syn.sdf, line 331553>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U422 of module XNOR2X2 <../syn/FAS_syn.sdf, line 331556>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U422 of module XNOR2X2 <../syn/FAS_syn.sdf, line 331557>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U416 of module ADDFX1 <../syn/FAS_syn.sdf, line 331629>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U416 of module ADDFX1 <../syn/FAS_syn.sdf, line 331630>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U416 of module ADDFX1 <../syn/FAS_syn.sdf, line 331635>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U416 of module ADDFX1 <../syn/FAS_syn.sdf, line 331636>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U416 of module ADDFX1 <../syn/FAS_syn.sdf, line 331639>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U416 of module ADDFX1 <../syn/FAS_syn.sdf, line 331640>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U415 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331651>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U415 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331652>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U415 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331655>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U415 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331656>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U414 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331667>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U414 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331668>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U414 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331671>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U414 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331672>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U409 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331732>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U409 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331733>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U409 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331738>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U409 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331739>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U409 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331742>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U409 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331743>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331775>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331776>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331779>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 331780>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U400 of module XOR2X4 <../syn/FAS_syn.sdf, line 331840>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U400 of module XOR2X4 <../syn/FAS_syn.sdf, line 331841>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U400 of module XOR2X4 <../syn/FAS_syn.sdf, line 331844>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U400 of module XOR2X4 <../syn/FAS_syn.sdf, line 331845>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 331887>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 331888>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 331891>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 331892>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U392 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331941>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U392 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331942>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U392 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331947>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U392 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331948>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U392 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331951>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U392 of module ADDFHX4 <../syn/FAS_syn.sdf, line 331952>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U391 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331972>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U391 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331973>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U391 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331978>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U391 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331979>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U391 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331982>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U391 of module ADDFHX2 <../syn/FAS_syn.sdf, line 331983>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U390 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332003>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U390 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332004>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U390 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332009>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U390 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332010>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U390 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332013>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U390 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332014>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U383 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332097>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U383 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332098>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U383 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332103>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U383 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332104>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U383 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332107>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U383 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332108>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U382 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332128>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U382 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332129>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U382 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332134>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U382 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332135>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U382 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332138>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U382 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332139>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U375 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332219>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U375 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332220>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U375 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332225>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U375 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332226>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U375 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332229>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U375 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332230>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U374 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332250>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U374 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332251>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U374 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332256>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U374 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332257>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U374 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332260>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U374 of module ADDFHX4 <../syn/FAS_syn.sdf, line 332261>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U373 of module XNOR2X4 <../syn/FAS_syn.sdf, line 332272>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U373 of module XNOR2X4 <../syn/FAS_syn.sdf, line 332273>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U373 of module XNOR2X4 <../syn/FAS_syn.sdf, line 332276>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U373 of module XNOR2X4 <../syn/FAS_syn.sdf, line 332277>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U372 of module XOR2X4 <../syn/FAS_syn.sdf, line 332288>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U372 of module XOR2X4 <../syn/FAS_syn.sdf, line 332289>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U372 of module XOR2X4 <../syn/FAS_syn.sdf, line 332292>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U372 of module XOR2X4 <../syn/FAS_syn.sdf, line 332293>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U367 of module XOR2X4 <../syn/FAS_syn.sdf, line 332345>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U367 of module XOR2X4 <../syn/FAS_syn.sdf, line 332346>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U367 of module XOR2X4 <../syn/FAS_syn.sdf, line 332349>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U367 of module XOR2X4 <../syn/FAS_syn.sdf, line 332350>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U364 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332390>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U364 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332391>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U364 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332396>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U364 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332397>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U364 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332400>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U364 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332401>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U362 of module XOR2X4 <../syn/FAS_syn.sdf, line 332422>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U362 of module XOR2X4 <../syn/FAS_syn.sdf, line 332423>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U362 of module XOR2X4 <../syn/FAS_syn.sdf, line 332426>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U362 of module XOR2X4 <../syn/FAS_syn.sdf, line 332427>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U361 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332447>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U361 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332448>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U361 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332453>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U361 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332454>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U361 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332457>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U361 of module ADDFHX1 <../syn/FAS_syn.sdf, line 332458>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U359 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332487>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U359 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332488>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U359 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332493>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U359 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332494>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U359 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332497>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U359 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332498>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U343 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332664>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U343 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332665>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U343 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332670>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U343 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332671>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U343 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332674>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U343 of module ADDFHX2 <../syn/FAS_syn.sdf, line 332675>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U334 of module XNOR2X1 <../syn/FAS_syn.sdf, line 332767>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U334 of module XNOR2X1 <../syn/FAS_syn.sdf, line 332768>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U334 of module XNOR2X1 <../syn/FAS_syn.sdf, line 332771>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U334 of module XNOR2X1 <../syn/FAS_syn.sdf, line 332772>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U330 of module XOR2X2 <../syn/FAS_syn.sdf, line 332813>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U330 of module XOR2X2 <../syn/FAS_syn.sdf, line 332814>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U330 of module XOR2X2 <../syn/FAS_syn.sdf, line 332817>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U330 of module XOR2X2 <../syn/FAS_syn.sdf, line 332818>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U329 of module ADDFX2 <../syn/FAS_syn.sdf, line 332838>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U329 of module ADDFX2 <../syn/FAS_syn.sdf, line 332839>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U329 of module ADDFX2 <../syn/FAS_syn.sdf, line 332844>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U329 of module ADDFX2 <../syn/FAS_syn.sdf, line 332845>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U329 of module ADDFX2 <../syn/FAS_syn.sdf, line 332848>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U329 of module ADDFX2 <../syn/FAS_syn.sdf, line 332849>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U324 of module ADDFX2 <../syn/FAS_syn.sdf, line 332908>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U324 of module ADDFX2 <../syn/FAS_syn.sdf, line 332909>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U324 of module ADDFX2 <../syn/FAS_syn.sdf, line 332914>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U324 of module ADDFX2 <../syn/FAS_syn.sdf, line 332915>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U324 of module ADDFX2 <../syn/FAS_syn.sdf, line 332918>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U324 of module ADDFX2 <../syn/FAS_syn.sdf, line 332919>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U320 of module XNOR2X2 <../syn/FAS_syn.sdf, line 332960>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U320 of module XNOR2X2 <../syn/FAS_syn.sdf, line 332961>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U320 of module XNOR2X2 <../syn/FAS_syn.sdf, line 332964>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U320 of module XNOR2X2 <../syn/FAS_syn.sdf, line 332965>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U315 of module XOR2X1 <../syn/FAS_syn.sdf, line 333014>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U315 of module XOR2X1 <../syn/FAS_syn.sdf, line 333015>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U315 of module XOR2X1 <../syn/FAS_syn.sdf, line 333018>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U315 of module XOR2X1 <../syn/FAS_syn.sdf, line 333019>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U310 of module ADDFX1 <../syn/FAS_syn.sdf, line 333079>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U310 of module ADDFX1 <../syn/FAS_syn.sdf, line 333080>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U310 of module ADDFX1 <../syn/FAS_syn.sdf, line 333085>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U310 of module ADDFX1 <../syn/FAS_syn.sdf, line 333086>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U310 of module ADDFX1 <../syn/FAS_syn.sdf, line 333089>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U310 of module ADDFX1 <../syn/FAS_syn.sdf, line 333090>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U308 of module ADDFX2 <../syn/FAS_syn.sdf, line 333119>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U308 of module ADDFX2 <../syn/FAS_syn.sdf, line 333120>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U308 of module ADDFX2 <../syn/FAS_syn.sdf, line 333125>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U308 of module ADDFX2 <../syn/FAS_syn.sdf, line 333126>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U308 of module ADDFX2 <../syn/FAS_syn.sdf, line 333129>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U308 of module ADDFX2 <../syn/FAS_syn.sdf, line 333130>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 333150>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 333151>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 333154>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U306 of module XNOR2X2 <../syn/FAS_syn.sdf, line 333155>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U297 of module CMPR32X2 <../syn/FAS_syn.sdf, line 333254>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U297 of module CMPR32X2 <../syn/FAS_syn.sdf, line 333255>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U297 of module CMPR32X2 <../syn/FAS_syn.sdf, line 333260>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U297 of module CMPR32X2 <../syn/FAS_syn.sdf, line 333261>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge C) S) of instance testfixture1.DUT.mult_108.U297 of module CMPR32X2 <../syn/FAS_syn.sdf, line 333264>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge C) S) of instance testfixture1.DUT.mult_108.U297 of module CMPR32X2 <../syn/FAS_syn.sdf, line 333265>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U294 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333295>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U294 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333296>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U294 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333299>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U294 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333300>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U287 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333370>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U287 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333371>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U287 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333374>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U287 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333375>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U286 of module XOR2X2 <../syn/FAS_syn.sdf, line 333386>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U286 of module XOR2X2 <../syn/FAS_syn.sdf, line 333387>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U286 of module XOR2X2 <../syn/FAS_syn.sdf, line 333390>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U286 of module XOR2X2 <../syn/FAS_syn.sdf, line 333391>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U284 of module ADDFX2 <../syn/FAS_syn.sdf, line 333420>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U284 of module ADDFX2 <../syn/FAS_syn.sdf, line 333421>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U284 of module ADDFX2 <../syn/FAS_syn.sdf, line 333426>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U284 of module ADDFX2 <../syn/FAS_syn.sdf, line 333427>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U284 of module ADDFX2 <../syn/FAS_syn.sdf, line 333430>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U284 of module ADDFX2 <../syn/FAS_syn.sdf, line 333431>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U282 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333451>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U282 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333452>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U282 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333455>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U282 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333456>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U275 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333529>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U275 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333530>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U275 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333533>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U275 of module XNOR2X4 <../syn/FAS_syn.sdf, line 333534>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U269 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333603>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U269 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333604>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U269 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333609>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U269 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333610>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U269 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333613>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U269 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333614>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture1.DUT.mult_108.U268 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333634>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture1.DUT.mult_108.U268 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333635>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture1.DUT.mult_108.U268 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333640>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture1.DUT.mult_108.U268 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333641>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge CI) S) of instance testfixture1.DUT.mult_108.U268 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333644>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge CI) S) of instance testfixture1.DUT.mult_108.U268 of module ADDFHX2 <../syn/FAS_syn.sdf, line 333645>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.mult_108.U266 of module XOR2X2 <../syn/FAS_syn.sdf, line 333665>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.mult_108.U266 of module XOR2X2 <../syn/FAS_syn.sdf, line 333666>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.mult_108.U266 of module XOR2X2 <../syn/FAS_syn.sdf, line 333669>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.mult_108.U266 of module XOR2X2 <../syn/FAS_syn.sdf, line 333670>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U415 of module XOR2X1 <../syn/FAS_syn.sdf, line 333874>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U415 of module XOR2X1 <../syn/FAS_syn.sdf, line 333875>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U415 of module XOR2X1 <../syn/FAS_syn.sdf, line 333878>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U415 of module XOR2X1 <../syn/FAS_syn.sdf, line 333879>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U374 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334278>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U374 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334279>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U374 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334282>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U374 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334283>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U350 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334530>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U350 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334531>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U350 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334534>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U350 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334535>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334546>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334547>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334550>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U349 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334551>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U348 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334562>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U348 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334563>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U348 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334566>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U348 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334567>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U332 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334729>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U332 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334730>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U332 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334733>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U332 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334734>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U322 of module XOR2X4 <../syn/FAS_syn.sdf, line 334839>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U322 of module XOR2X4 <../syn/FAS_syn.sdf, line 334840>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U322 of module XOR2X4 <../syn/FAS_syn.sdf, line 334843>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U322 of module XOR2X4 <../syn/FAS_syn.sdf, line 334844>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U319 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334875>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U319 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334876>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U319 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334879>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U319 of module XNOR2X2 <../syn/FAS_syn.sdf, line 334880>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U312 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334951>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U312 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334952>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U312 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334955>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U312 of module XNOR2X4 <../syn/FAS_syn.sdf, line 334956>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U296 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335113>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U296 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335114>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U296 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335117>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U296 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335118>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U286 of module XOR2X1 <../syn/FAS_syn.sdf, line 335219>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U286 of module XOR2X1 <../syn/FAS_syn.sdf, line 335220>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U286 of module XOR2X1 <../syn/FAS_syn.sdf, line 335223>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U286 of module XOR2X1 <../syn/FAS_syn.sdf, line 335224>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U285 of module XOR2X1 <../syn/FAS_syn.sdf, line 335235>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U285 of module XOR2X1 <../syn/FAS_syn.sdf, line 335236>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U285 of module XOR2X1 <../syn/FAS_syn.sdf, line 335239>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U285 of module XOR2X1 <../syn/FAS_syn.sdf, line 335240>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U284 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335251>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U284 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335252>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U284 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335255>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U284 of module XNOR2X1 <../syn/FAS_syn.sdf, line 335256>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U278 of module XOR2X2 <../syn/FAS_syn.sdf, line 335316>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U278 of module XOR2X2 <../syn/FAS_syn.sdf, line 335317>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U278 of module XOR2X2 <../syn/FAS_syn.sdf, line 335320>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U278 of module XOR2X2 <../syn/FAS_syn.sdf, line 335321>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U277 of module XOR2X2 <../syn/FAS_syn.sdf, line 335332>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U277 of module XOR2X2 <../syn/FAS_syn.sdf, line 335333>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U277 of module XOR2X2 <../syn/FAS_syn.sdf, line 335336>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U277 of module XOR2X2 <../syn/FAS_syn.sdf, line 335337>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U274 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335367>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U274 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335368>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U274 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335371>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U274 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335372>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U267 of module XOR2X4 <../syn/FAS_syn.sdf, line 335445>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U267 of module XOR2X4 <../syn/FAS_syn.sdf, line 335446>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U267 of module XOR2X4 <../syn/FAS_syn.sdf, line 335449>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U267 of module XOR2X4 <../syn/FAS_syn.sdf, line 335450>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 335514>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 335515>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 335518>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 335519>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U257 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335560>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U257 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335561>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U257 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335564>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U257 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335565>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 335616>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 335617>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 335620>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 335621>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U247 of module XOR2X4 <../syn/FAS_syn.sdf, line 335673>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U247 of module XOR2X4 <../syn/FAS_syn.sdf, line 335674>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U247 of module XOR2X4 <../syn/FAS_syn.sdf, line 335677>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U247 of module XOR2X4 <../syn/FAS_syn.sdf, line 335678>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U238 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335770>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_15_root_add_147.U238 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335771>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U238 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335774>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_15_root_add_147.U238 of module XNOR2X2 <../syn/FAS_syn.sdf, line 335775>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335974>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335975>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335978>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U406 of module XNOR2X4 <../syn/FAS_syn.sdf, line 335979>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U405 of module XOR2X4 <../syn/FAS_syn.sdf, line 335990>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U405 of module XOR2X4 <../syn/FAS_syn.sdf, line 335991>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U405 of module XOR2X4 <../syn/FAS_syn.sdf, line 335994>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U405 of module XOR2X4 <../syn/FAS_syn.sdf, line 335995>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 336087>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 336088>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 336091>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U396 of module XOR2X4 <../syn/FAS_syn.sdf, line 336092>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U393 of module XOR2X4 <../syn/FAS_syn.sdf, line 336123>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U393 of module XOR2X4 <../syn/FAS_syn.sdf, line 336124>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U393 of module XOR2X4 <../syn/FAS_syn.sdf, line 336127>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U393 of module XOR2X4 <../syn/FAS_syn.sdf, line 336128>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336159>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336160>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336163>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U390 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336164>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U387 of module XOR2X4 <../syn/FAS_syn.sdf, line 336197>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U387 of module XOR2X4 <../syn/FAS_syn.sdf, line 336198>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U387 of module XOR2X4 <../syn/FAS_syn.sdf, line 336201>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U387 of module XOR2X4 <../syn/FAS_syn.sdf, line 336202>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U384 of module XOR2X4 <../syn/FAS_syn.sdf, line 336232>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U384 of module XOR2X4 <../syn/FAS_syn.sdf, line 336233>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U384 of module XOR2X4 <../syn/FAS_syn.sdf, line 336236>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U384 of module XOR2X4 <../syn/FAS_syn.sdf, line 336237>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U381 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336270>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U381 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336271>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U381 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336274>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U381 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336275>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U380 of module XOR2X4 <../syn/FAS_syn.sdf, line 336286>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U380 of module XOR2X4 <../syn/FAS_syn.sdf, line 336287>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U380 of module XOR2X4 <../syn/FAS_syn.sdf, line 336290>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U380 of module XOR2X4 <../syn/FAS_syn.sdf, line 336291>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U378 of module XOR2X4 <../syn/FAS_syn.sdf, line 336313>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U378 of module XOR2X4 <../syn/FAS_syn.sdf, line 336314>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U378 of module XOR2X4 <../syn/FAS_syn.sdf, line 336317>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U378 of module XOR2X4 <../syn/FAS_syn.sdf, line 336318>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U371 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336389>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U371 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336390>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U371 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336393>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U371 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336394>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U361 of module XOR2X4 <../syn/FAS_syn.sdf, line 336499>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U361 of module XOR2X4 <../syn/FAS_syn.sdf, line 336500>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U361 of module XOR2X4 <../syn/FAS_syn.sdf, line 336503>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U361 of module XOR2X4 <../syn/FAS_syn.sdf, line 336504>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U357 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336545>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U357 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336546>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U357 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336549>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U357 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336550>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U315 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336972>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U315 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336973>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U315 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336976>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U315 of module XNOR2X4 <../syn/FAS_syn.sdf, line 336977>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U310 of module XOR2X4 <../syn/FAS_syn.sdf, line 337026>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U310 of module XOR2X4 <../syn/FAS_syn.sdf, line 337027>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U310 of module XOR2X4 <../syn/FAS_syn.sdf, line 337030>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U310 of module XOR2X4 <../syn/FAS_syn.sdf, line 337031>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U304 of module XOR2X4 <../syn/FAS_syn.sdf, line 337092>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U304 of module XOR2X4 <../syn/FAS_syn.sdf, line 337093>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U304 of module XOR2X4 <../syn/FAS_syn.sdf, line 337096>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U304 of module XOR2X4 <../syn/FAS_syn.sdf, line 337097>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U301 of module XOR2X4 <../syn/FAS_syn.sdf, line 337129>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U301 of module XOR2X4 <../syn/FAS_syn.sdf, line 337130>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U301 of module XOR2X4 <../syn/FAS_syn.sdf, line 337133>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U301 of module XOR2X4 <../syn/FAS_syn.sdf, line 337134>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U297 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337175>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U297 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337176>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U297 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337179>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U297 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337180>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U296 of module XOR2X4 <../syn/FAS_syn.sdf, line 337191>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U296 of module XOR2X4 <../syn/FAS_syn.sdf, line 337192>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U296 of module XOR2X4 <../syn/FAS_syn.sdf, line 337195>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U296 of module XOR2X4 <../syn/FAS_syn.sdf, line 337196>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337477>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337478>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337481>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U267 of module XNOR2X4 <../syn/FAS_syn.sdf, line 337482>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U265 of module XOR2X4 <../syn/FAS_syn.sdf, line 337504>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U265 of module XOR2X4 <../syn/FAS_syn.sdf, line 337505>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U265 of module XOR2X4 <../syn/FAS_syn.sdf, line 337508>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U265 of module XOR2X4 <../syn/FAS_syn.sdf, line 337509>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U263 of module XOR2X4 <../syn/FAS_syn.sdf, line 337530>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U263 of module XOR2X4 <../syn/FAS_syn.sdf, line 337531>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U263 of module XOR2X4 <../syn/FAS_syn.sdf, line 337534>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U263 of module XOR2X4 <../syn/FAS_syn.sdf, line 337535>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 337557>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 337558>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 337561>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U261 of module XOR2X4 <../syn/FAS_syn.sdf, line 337562>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U258 of module XOR2X4 <../syn/FAS_syn.sdf, line 337592>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U258 of module XOR2X4 <../syn/FAS_syn.sdf, line 337593>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U258 of module XOR2X4 <../syn/FAS_syn.sdf, line 337596>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U258 of module XOR2X4 <../syn/FAS_syn.sdf, line 337597>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U251 of module XOR2X4 <../syn/FAS_syn.sdf, line 337667>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_13_root_add_147.U251 of module XOR2X4 <../syn/FAS_syn.sdf, line 337668>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U251 of module XOR2X4 <../syn/FAS_syn.sdf, line 337671>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_13_root_add_147.U251 of module XOR2X4 <../syn/FAS_syn.sdf, line 337672>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U118 of module XOR2X1 <../syn/FAS_syn.sdf, line 337909>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U118 of module XOR2X1 <../syn/FAS_syn.sdf, line 337910>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U118 of module XOR2X1 <../syn/FAS_syn.sdf, line 337913>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U118 of module XOR2X1 <../syn/FAS_syn.sdf, line 337914>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U116 of module XOR2XL <../syn/FAS_syn.sdf, line 337934>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U116 of module XOR2XL <../syn/FAS_syn.sdf, line 337935>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U116 of module XOR2XL <../syn/FAS_syn.sdf, line 337938>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U116 of module XOR2XL <../syn/FAS_syn.sdf, line 337939>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U110 of module XOR2X1 <../syn/FAS_syn.sdf, line 337999>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U110 of module XOR2X1 <../syn/FAS_syn.sdf, line 338000>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U110 of module XOR2X1 <../syn/FAS_syn.sdf, line 338003>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U110 of module XOR2X1 <../syn/FAS_syn.sdf, line 338004>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U108 of module XOR2X4 <../syn/FAS_syn.sdf, line 338025>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U108 of module XOR2X4 <../syn/FAS_syn.sdf, line 338026>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U108 of module XOR2X4 <../syn/FAS_syn.sdf, line 338029>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U108 of module XOR2X4 <../syn/FAS_syn.sdf, line 338030>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U107 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338041>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U107 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338042>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U107 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338045>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U107 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338046>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U104 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338077>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U104 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338078>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U104 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338081>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U104 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338082>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U103 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338093>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U103 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338094>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U103 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338097>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U103 of module XNOR2X1 <../syn/FAS_syn.sdf, line 338098>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U102 of module XNOR2XL <../syn/FAS_syn.sdf, line 338109>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U102 of module XNOR2XL <../syn/FAS_syn.sdf, line 338110>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U102 of module XNOR2XL <../syn/FAS_syn.sdf, line 338113>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U102 of module XNOR2XL <../syn/FAS_syn.sdf, line 338114>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U100 of module XOR2X1 <../syn/FAS_syn.sdf, line 338135>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U100 of module XOR2X1 <../syn/FAS_syn.sdf, line 338136>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U100 of module XOR2X1 <../syn/FAS_syn.sdf, line 338139>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U100 of module XOR2X1 <../syn/FAS_syn.sdf, line 338140>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U98 of module XOR2X1 <../syn/FAS_syn.sdf, line 338161>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U98 of module XOR2X1 <../syn/FAS_syn.sdf, line 338162>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U98 of module XOR2X1 <../syn/FAS_syn.sdf, line 338165>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U98 of module XOR2X1 <../syn/FAS_syn.sdf, line 338166>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U94 of module XOR2X4 <../syn/FAS_syn.sdf, line 338204>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U94 of module XOR2X4 <../syn/FAS_syn.sdf, line 338205>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U94 of module XOR2X4 <../syn/FAS_syn.sdf, line 338208>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U94 of module XOR2X4 <../syn/FAS_syn.sdf, line 338209>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U86 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 338285>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U86 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 338286>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U86 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 338289>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U86 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 338290>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U85 of module XOR2XL <../syn/FAS_syn.sdf, line 338301>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U85 of module XOR2XL <../syn/FAS_syn.sdf, line 338302>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U85 of module XOR2XL <../syn/FAS_syn.sdf, line 338305>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U85 of module XOR2XL <../syn/FAS_syn.sdf, line 338306>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U82 of module XOR2XL <../syn/FAS_syn.sdf, line 338335>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U82 of module XOR2XL <../syn/FAS_syn.sdf, line 338336>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U82 of module XOR2XL <../syn/FAS_syn.sdf, line 338339>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U82 of module XOR2XL <../syn/FAS_syn.sdf, line 338340>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_225_S2.U70 of module XOR2X2 <../syn/FAS_syn.sdf, line 338456>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_225_S2.U70 of module XOR2X2 <../syn/FAS_syn.sdf, line 338457>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_225_S2.U70 of module XOR2X2 <../syn/FAS_syn.sdf, line 338460>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_225_S2.U70 of module XOR2X2 <../syn/FAS_syn.sdf, line 338461>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U363 of module XOR2X1 <../syn/FAS_syn.sdf, line 338550>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U363 of module XOR2X1 <../syn/FAS_syn.sdf, line 338551>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U363 of module XOR2X1 <../syn/FAS_syn.sdf, line 338554>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U363 of module XOR2X1 <../syn/FAS_syn.sdf, line 338555>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U347 of module XOR2X4 <../syn/FAS_syn.sdf, line 338711>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U347 of module XOR2X4 <../syn/FAS_syn.sdf, line 338712>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U347 of module XOR2X4 <../syn/FAS_syn.sdf, line 338715>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U347 of module XOR2X4 <../syn/FAS_syn.sdf, line 338716>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U327 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338924>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U327 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338925>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U327 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338928>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U327 of module XNOR2X4 <../syn/FAS_syn.sdf, line 338929>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U318 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339026>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U318 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339027>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U318 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339030>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U318 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339031>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U315 of module XOR2X4 <../syn/FAS_syn.sdf, line 339063>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U315 of module XOR2X4 <../syn/FAS_syn.sdf, line 339064>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U315 of module XOR2X4 <../syn/FAS_syn.sdf, line 339067>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U315 of module XOR2X4 <../syn/FAS_syn.sdf, line 339068>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339199>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339200>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339203>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339204>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U297 of module XOR2X2 <../syn/FAS_syn.sdf, line 339254>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U297 of module XOR2X2 <../syn/FAS_syn.sdf, line 339255>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U297 of module XOR2X2 <../syn/FAS_syn.sdf, line 339258>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U297 of module XOR2X2 <../syn/FAS_syn.sdf, line 339259>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U280 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339428>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U280 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339429>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U280 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339432>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U280 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339433>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U264 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339592>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U264 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339593>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U264 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339596>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U264 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339597>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U262 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339617>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U262 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339618>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U262 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339621>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U262 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339622>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U261 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339633>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U261 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339634>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U261 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339637>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U261 of module XNOR2X4 <../syn/FAS_syn.sdf, line 339638>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U255 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339697>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U255 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339698>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U255 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339701>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U255 of module XNOR2X2 <../syn/FAS_syn.sdf, line 339702>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U253 of module XOR2X4 <../syn/FAS_syn.sdf, line 339723>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U253 of module XOR2X4 <../syn/FAS_syn.sdf, line 339724>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U253 of module XOR2X4 <../syn/FAS_syn.sdf, line 339727>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U253 of module XOR2X4 <../syn/FAS_syn.sdf, line 339728>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U252 of module XOR2X2 <../syn/FAS_syn.sdf, line 339739>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U252 of module XOR2X2 <../syn/FAS_syn.sdf, line 339740>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U252 of module XOR2X2 <../syn/FAS_syn.sdf, line 339743>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U252 of module XOR2X2 <../syn/FAS_syn.sdf, line 339744>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U234 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339922>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U234 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339923>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U234 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339926>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U234 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339927>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U232 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339949>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U232 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339950>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U232 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339953>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U232 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339954>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U230 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339974>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U230 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339975>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U230 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339978>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U230 of module XNOR2X1 <../syn/FAS_syn.sdf, line 339979>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 339990>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 339991>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 339994>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 339995>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U217 of module XNOR2X4 <../syn/FAS_syn.sdf, line 340113>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U217 of module XNOR2X4 <../syn/FAS_syn.sdf, line 340114>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U217 of module XNOR2X4 <../syn/FAS_syn.sdf, line 340117>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U217 of module XNOR2X4 <../syn/FAS_syn.sdf, line 340118>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U215 of module XOR2X4 <../syn/FAS_syn.sdf, line 340139>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U215 of module XOR2X4 <../syn/FAS_syn.sdf, line 340140>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U215 of module XOR2X4 <../syn/FAS_syn.sdf, line 340143>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U215 of module XOR2X4 <../syn/FAS_syn.sdf, line 340144>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U206 of module XOR2X2 <../syn/FAS_syn.sdf, line 340235>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U206 of module XOR2X2 <../syn/FAS_syn.sdf, line 340236>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U206 of module XOR2X2 <../syn/FAS_syn.sdf, line 340239>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U206 of module XOR2X2 <../syn/FAS_syn.sdf, line 340240>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U205 of module XOR2X4 <../syn/FAS_syn.sdf, line 340251>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U205 of module XOR2X4 <../syn/FAS_syn.sdf, line 340252>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U205 of module XOR2X4 <../syn/FAS_syn.sdf, line 340255>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U205 of module XOR2X4 <../syn/FAS_syn.sdf, line 340256>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U202 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 340288>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_27_root_add_147.U202 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 340289>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U202 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 340292>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_27_root_add_147.U202 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 340293>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U323 of module XOR2X1 <../syn/FAS_syn.sdf, line 340537>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U323 of module XOR2X1 <../syn/FAS_syn.sdf, line 340538>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U323 of module XOR2X1 <../syn/FAS_syn.sdf, line 340541>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U323 of module XOR2X1 <../syn/FAS_syn.sdf, line 340542>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U317 of module XOR2X4 <../syn/FAS_syn.sdf, line 340600>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U317 of module XOR2X4 <../syn/FAS_syn.sdf, line 340601>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U317 of module XOR2X4 <../syn/FAS_syn.sdf, line 340604>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U317 of module XOR2X4 <../syn/FAS_syn.sdf, line 340605>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U310 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340671>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U310 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340672>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U310 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340675>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U310 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340676>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U308 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340697>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U308 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340698>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U308 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340701>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U308 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340702>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U306 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340723>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U306 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340724>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U306 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340727>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U306 of module XNOR2X1 <../syn/FAS_syn.sdf, line 340728>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U300 of module XNOR2XL <../syn/FAS_syn.sdf, line 340788>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U300 of module XNOR2XL <../syn/FAS_syn.sdf, line 340789>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U300 of module XNOR2XL <../syn/FAS_syn.sdf, line 340792>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U300 of module XNOR2XL <../syn/FAS_syn.sdf, line 340793>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U289 of module XOR2X4 <../syn/FAS_syn.sdf, line 340905>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U289 of module XOR2X4 <../syn/FAS_syn.sdf, line 340906>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U289 of module XOR2X4 <../syn/FAS_syn.sdf, line 340909>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U289 of module XOR2X4 <../syn/FAS_syn.sdf, line 340910>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U266 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341148>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U266 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341149>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U266 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341152>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U266 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341153>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U260 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341217>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U260 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341218>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U260 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341221>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U260 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341222>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 341302>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 341303>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 341306>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U252 of module XOR2X4 <../syn/FAS_syn.sdf, line 341307>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U247 of module XOR2X1 <../syn/FAS_syn.sdf, line 341360>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U247 of module XOR2X1 <../syn/FAS_syn.sdf, line 341361>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U247 of module XOR2X1 <../syn/FAS_syn.sdf, line 341364>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U247 of module XOR2X1 <../syn/FAS_syn.sdf, line 341365>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U242 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341415>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U242 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341416>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U242 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341419>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U242 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341420>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U233 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341510>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U233 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341511>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U233 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341514>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U233 of module XNOR2X2 <../syn/FAS_syn.sdf, line 341515>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U231 of module XOR2X1 <../syn/FAS_syn.sdf, line 341536>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U231 of module XOR2X1 <../syn/FAS_syn.sdf, line 341537>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U231 of module XOR2X1 <../syn/FAS_syn.sdf, line 341540>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U231 of module XOR2X1 <../syn/FAS_syn.sdf, line 341541>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U218 of module XNOR2X1 <../syn/FAS_syn.sdf, line 341672>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U218 of module XNOR2X1 <../syn/FAS_syn.sdf, line 341673>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U218 of module XNOR2X1 <../syn/FAS_syn.sdf, line 341676>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U218 of module XNOR2X1 <../syn/FAS_syn.sdf, line 341677>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U210 of module XOR2X2 <../syn/FAS_syn.sdf, line 341756>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U210 of module XOR2X2 <../syn/FAS_syn.sdf, line 341757>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U210 of module XOR2X2 <../syn/FAS_syn.sdf, line 341760>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U210 of module XOR2X2 <../syn/FAS_syn.sdf, line 341761>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U208 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341782>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U208 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341783>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U208 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341786>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U208 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341787>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U207 of module XOR2X2 <../syn/FAS_syn.sdf, line 341798>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U207 of module XOR2X2 <../syn/FAS_syn.sdf, line 341799>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U207 of module XOR2X2 <../syn/FAS_syn.sdf, line 341802>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U207 of module XOR2X2 <../syn/FAS_syn.sdf, line 341803>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U203 of module XOR2X4 <../syn/FAS_syn.sdf, line 341845>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U203 of module XOR2X4 <../syn/FAS_syn.sdf, line 341846>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U203 of module XOR2X4 <../syn/FAS_syn.sdf, line 341849>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U203 of module XOR2X4 <../syn/FAS_syn.sdf, line 341850>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U201 of module XOR2X2 <../syn/FAS_syn.sdf, line 341871>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U201 of module XOR2X2 <../syn/FAS_syn.sdf, line 341872>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U201 of module XOR2X2 <../syn/FAS_syn.sdf, line 341875>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U201 of module XOR2X2 <../syn/FAS_syn.sdf, line 341876>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U200 of module XOR2X2 <../syn/FAS_syn.sdf, line 341887>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U200 of module XOR2X2 <../syn/FAS_syn.sdf, line 341888>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U200 of module XOR2X2 <../syn/FAS_syn.sdf, line 341891>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U200 of module XOR2X2 <../syn/FAS_syn.sdf, line 341892>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U199 of module CLKXOR2X4 <../syn/FAS_syn.sdf, line 341903>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U199 of module CLKXOR2X4 <../syn/FAS_syn.sdf, line 341904>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U199 of module CLKXOR2X4 <../syn/FAS_syn.sdf, line 341907>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U199 of module CLKXOR2X4 <../syn/FAS_syn.sdf, line 341908>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U41 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341981>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_18_root_add_147.U41 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341982>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U41 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341985>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_18_root_add_147.U41 of module XNOR2X4 <../syn/FAS_syn.sdf, line 341986>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U400 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342008>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U400 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342009>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U400 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342012>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U400 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342013>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U394 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342073>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U394 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342074>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U394 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342077>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U394 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342078>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U389 of module XOR2X1 <../syn/FAS_syn.sdf, line 342125>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U389 of module XOR2X1 <../syn/FAS_syn.sdf, line 342126>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U389 of module XOR2X1 <../syn/FAS_syn.sdf, line 342129>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U389 of module XOR2X1 <../syn/FAS_syn.sdf, line 342130>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U377 of module XOR2X4 <../syn/FAS_syn.sdf, line 342245>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U377 of module XOR2X4 <../syn/FAS_syn.sdf, line 342246>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U377 of module XOR2X4 <../syn/FAS_syn.sdf, line 342249>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U377 of module XOR2X4 <../syn/FAS_syn.sdf, line 342250>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U360 of module XNOR2X2 <../syn/FAS_syn.sdf, line 342423>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U360 of module XNOR2X2 <../syn/FAS_syn.sdf, line 342424>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U360 of module XNOR2X2 <../syn/FAS_syn.sdf, line 342427>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U360 of module XNOR2X2 <../syn/FAS_syn.sdf, line 342428>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U340 of module XOR2X4 <../syn/FAS_syn.sdf, line 342637>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U340 of module XOR2X4 <../syn/FAS_syn.sdf, line 342638>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U340 of module XOR2X4 <../syn/FAS_syn.sdf, line 342641>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U340 of module XOR2X4 <../syn/FAS_syn.sdf, line 342642>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U329 of module XOR2X1 <../syn/FAS_syn.sdf, line 342754>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U329 of module XOR2X1 <../syn/FAS_syn.sdf, line 342755>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U329 of module XOR2X1 <../syn/FAS_syn.sdf, line 342758>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U329 of module XOR2X1 <../syn/FAS_syn.sdf, line 342759>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U321 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342841>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U321 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342842>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U321 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342845>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U321 of module XNOR2X1 <../syn/FAS_syn.sdf, line 342846>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U316 of module XOR2X4 <../syn/FAS_syn.sdf, line 342897>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U316 of module XOR2X4 <../syn/FAS_syn.sdf, line 342898>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U316 of module XOR2X4 <../syn/FAS_syn.sdf, line 342901>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U316 of module XOR2X4 <../syn/FAS_syn.sdf, line 342902>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343043>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343044>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343047>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U302 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343048>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U299 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343079>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U299 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343080>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U299 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343083>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U299 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343084>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U297 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343105>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U297 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343106>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U297 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343109>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U297 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343110>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 343130>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 343131>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 343134>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U295 of module XOR2X4 <../syn/FAS_syn.sdf, line 343135>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U294 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343146>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U294 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343147>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U294 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343150>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U294 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343151>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U291 of module XOR2X1 <../syn/FAS_syn.sdf, line 343182>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U291 of module XOR2X1 <../syn/FAS_syn.sdf, line 343183>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U291 of module XOR2X1 <../syn/FAS_syn.sdf, line 343186>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U291 of module XOR2X1 <../syn/FAS_syn.sdf, line 343187>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U268 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343419>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U268 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343420>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U268 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343423>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U268 of module XNOR2X1 <../syn/FAS_syn.sdf, line 343424>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U258 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343525>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U258 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343526>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U258 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343529>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U258 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343530>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U257 of module XOR2X4 <../syn/FAS_syn.sdf, line 343541>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U257 of module XOR2X4 <../syn/FAS_syn.sdf, line 343542>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U257 of module XOR2X4 <../syn/FAS_syn.sdf, line 343545>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U257 of module XOR2X4 <../syn/FAS_syn.sdf, line 343546>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U253 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343585>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U253 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343586>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U253 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343589>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U253 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343590>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U247 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343650>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U247 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343651>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U247 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343654>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U247 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343655>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U231 of module XOR2X2 <../syn/FAS_syn.sdf, line 343816>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U231 of module XOR2X2 <../syn/FAS_syn.sdf, line 343817>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U231 of module XOR2X2 <../syn/FAS_syn.sdf, line 343820>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U231 of module XOR2X2 <../syn/FAS_syn.sdf, line 343821>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U230 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343832>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U230 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343833>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U230 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343836>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U230 of module XNOR2X2 <../syn/FAS_syn.sdf, line 343837>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 343848>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 343849>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 343852>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U229 of module CLKXOR2X2 <../syn/FAS_syn.sdf, line 343853>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U227 of module XOR2X1 <../syn/FAS_syn.sdf, line 343873>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U227 of module XOR2X1 <../syn/FAS_syn.sdf, line 343874>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U227 of module XOR2X1 <../syn/FAS_syn.sdf, line 343877>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U227 of module XOR2X1 <../syn/FAS_syn.sdf, line 343878>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U43 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343958>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_8_root_add_147.U43 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343959>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U43 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343962>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_8_root_add_147.U43 of module XNOR2X4 <../syn/FAS_syn.sdf, line 343963>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U534 of module XNOR2X1 <../syn/FAS_syn.sdf, line 344033>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U534 of module XNOR2X1 <../syn/FAS_syn.sdf, line 344034>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U534 of module XNOR2X1 <../syn/FAS_syn.sdf, line 344037>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U534 of module XNOR2X1 <../syn/FAS_syn.sdf, line 344038>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U524 of module XOR2X4 <../syn/FAS_syn.sdf, line 344136>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U524 of module XOR2X4 <../syn/FAS_syn.sdf, line 344137>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U524 of module XOR2X4 <../syn/FAS_syn.sdf, line 344140>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U524 of module XOR2X4 <../syn/FAS_syn.sdf, line 344141>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U519 of module XNOR2XL <../syn/FAS_syn.sdf, line 344190>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U519 of module XNOR2XL <../syn/FAS_syn.sdf, line 344191>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U519 of module XNOR2XL <../syn/FAS_syn.sdf, line 344194>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U519 of module XNOR2XL <../syn/FAS_syn.sdf, line 344195>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U515 of module XOR2X4 <../syn/FAS_syn.sdf, line 344235>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U515 of module XOR2X4 <../syn/FAS_syn.sdf, line 344236>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U515 of module XOR2X4 <../syn/FAS_syn.sdf, line 344239>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U515 of module XOR2X4 <../syn/FAS_syn.sdf, line 344240>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U496 of module XOR2X4 <../syn/FAS_syn.sdf, line 344434>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U496 of module XOR2X4 <../syn/FAS_syn.sdf, line 344435>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U496 of module XOR2X4 <../syn/FAS_syn.sdf, line 344438>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U496 of module XOR2X4 <../syn/FAS_syn.sdf, line 344439>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U493 of module XOR2X4 <../syn/FAS_syn.sdf, line 344472>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U493 of module XOR2X4 <../syn/FAS_syn.sdf, line 344473>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U493 of module XOR2X4 <../syn/FAS_syn.sdf, line 344476>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U493 of module XOR2X4 <../syn/FAS_syn.sdf, line 344477>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U492 of module XOR2X4 <../syn/FAS_syn.sdf, line 344488>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U492 of module XOR2X4 <../syn/FAS_syn.sdf, line 344489>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U492 of module XOR2X4 <../syn/FAS_syn.sdf, line 344492>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U492 of module XOR2X4 <../syn/FAS_syn.sdf, line 344493>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U491 of module XOR2X4 <../syn/FAS_syn.sdf, line 344504>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U491 of module XOR2X4 <../syn/FAS_syn.sdf, line 344505>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U491 of module XOR2X4 <../syn/FAS_syn.sdf, line 344508>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture1.DUT.add_1_root_add_0_root_add_147.U491 of module XOR2X4 <../syn/FAS_syn.sdf, line 344509>.
ncelab: *W,MXWARN: Reached maximum warning limit for 'SDFNEP'(1000).
	Annotation completed with 0 Errors and 185274 Warnings
	SDF statistics: No. of Pathdelays = 568812  Annotated = 100.00% -- No. of Tchecks = 16452  Annotated = 99.71% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      568812	      568812	      100.00
		       $hold	          32	           0	        0.00
		      $width	        8210	        8210	      100.00
		  $setuphold	        8210	        8194	       99.81
  assign SUM[24] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148933|7): The interconnect source testfixture1.DUT.add_16_root_add_147.U256.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_3_root_add_0_root_add_147.U367.A.  The port annotation will still occur.
  assign SUM[24] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148435|7): The interconnect source testfixture1.DUT.add_15_root_add_147.U297.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_3_root_add_0_root_add_147.U306.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146068|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_15_root_add_147.U379.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145812|7): The interconnect source testfixture1.DUT.\data_buffer_reg[30][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_15_root_add_147.U379.B.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146068|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_15_root_add_147.U381.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145812|7): The interconnect source testfixture1.DUT.\data_buffer_reg[30][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_15_root_add_147.U381.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145811|7): The interconnect source testfixture1.DUT.\data_buffer_reg[30][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_109.U406.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145811|7): The interconnect source testfixture1.DUT.\data_buffer_reg[30][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_109.U277.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145811|7): The interconnect source testfixture1.DUT.\data_buffer_reg[30][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_109.U370.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146067|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_110.U293.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146067|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_110.U429.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146067|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_110.U365.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146067|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_110.U280.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146067|7): The interconnect source testfixture1.DUT.\data_buffer_reg[31][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_110.U353.B.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147939|7): The interconnect source testfixture1.DUT.mult_85.U278.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_13_root_add_147.U414.B.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147939|7): The interconnect source testfixture1.DUT.mult_85.U278.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_13_root_add_147.U413.B.  The port annotation will still occur.
  assign SUM[27] = \SUM[27] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,139520|7): The interconnect source testfixture1.DUT.add_28_root_add_147.U290.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_13_root_add_147.U408.A.  The port annotation will still occur.
  assign SUM[27] = \SUM[27] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147941|7): The interconnect source testfixture1.DUT.add_27_root_add_147.U204.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_13_root_add_147.U269.A.  The port annotation will still occur.
  assign product[24] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137508|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U456.A.  The port annotation will still occur.
  assign product[24] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137508|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U455.A.  The port annotation will still occur.
  assign product[24] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137508|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U397.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138282|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U257.B.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138282|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U256.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138280|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U399.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138280|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_28_root_add_147.U380.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145596|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U342.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145590|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U280.B.  The port annotation will still occur.
  assign \a[3]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145594|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U284.B.  The port annotation will still occur.
  assign \a[2]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145592|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U319.B.  The port annotation will still occur.
  assign \a[2]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145592|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U267.B.  The port annotation will still occur.
  assign \a[3]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145594|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U285.B.  The port annotation will still occur.
  assign \a[2]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145592|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U318.B.  The port annotation will still occur.
  assign \a[3]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145594|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U286.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145590|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_85.U289.B.  The port annotation will still occur.
  assign product[3] = \a[2] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145593|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_27_root_add_147.U282.A.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145591|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_27_root_add_147.U250.B.  The port annotation will still occur.
  assign product[4] = \a[3] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145595|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_27_root_add_147.U298.A.  The port annotation will still occur.
  assign product[4] = \a[3] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145595|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_27_root_add_147.U299.A.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145591|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_27_root_add_147.U268.B.  The port annotation will still occur.
  assign product[3] = \a[2] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145593|7): The interconnect source testfixture1.DUT.\data_buffer_reg[6][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_27_root_add_147.U281.A.  The port annotation will still occur.
  assign n45 = A[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148125|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U270.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U118.A.  The port annotation will still occur.
  assign n47 = A[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148126|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U269.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U118.B.  The port annotation will still occur.
  assign n47 = A[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148126|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U269.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U117.A.  The port annotation will still occur.
  assign n19 = A[9];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148122|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U114.B.  The port annotation will still occur.
  assign n30 = A[6];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148123|7): The interconnect source testfixture1.DUT.U11514.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U112.A.  The port annotation will still occur.
  assign n33 = A[5];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148124|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U363.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U112.B.  The port annotation will still occur.
  assign n16 = A[10];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148121|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U361.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U111.A.  The port annotation will still occur.
  assign n19 = A[9];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148122|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U111.B.  The port annotation will still occur.
  assign n19 = A[9];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148122|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U110.B.  The port annotation will still occur.
  assign n16 = A[10];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148121|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U361.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U107.A.  The port annotation will still occur.
  assign n33 = A[5];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148124|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U363.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U83.A.  The port annotation will still occur.
  assign n30 = A[6];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148123|7): The interconnect source testfixture1.DUT.U11514.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U84.A.  The port annotation will still occur.
  assign n45 = A[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148125|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U270.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U80.A.  The port annotation will still occur.
  assign n47 = A[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148126|7): The interconnect source testfixture1.DUT.add_0_root_add_0_root_add_147.U269.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_225_S2.U80.B.  The port annotation will still occur.
  assign product[4] = \a[3] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146300|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_18_root_add_147.U342.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146296|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_18_root_add_147.U236.B.  The port annotation will still occur.
  assign product[4] = \a[3] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146300|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_18_root_add_147.U283.B.  The port annotation will still occur.
  assign product[3] = \a[2] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146298|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_18_root_add_147.U204.B.  The port annotation will still occur.
  assign product[3] = \a[2] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146298|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_18_root_add_147.U234.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146296|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_18_root_add_147.U235.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146303|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U269.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146295|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U252.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146301|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U277.B.  The port annotation will still occur.
  assign \a[3]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146299|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U264.B.  The port annotation will still occur.
  assign \a[3]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146299|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U260.B.  The port annotation will still occur.
  assign \a[2]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146297|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U265.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146295|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U262.B.  The port annotation will still occur.
  assign \a[2]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146297|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U254.B.  The port annotation will still occur.
  assign \a[3]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146299|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][3] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U242.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146301|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U366.B.  The port annotation will still occur.
  assign \a[2]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146297|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][2] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U226.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146301|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U296.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146301|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_104.U239.B.  The port annotation will still occur.
  assign SUM[1] = \B[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147754|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_8_root_add_147.U370.B.  The port annotation will still occur.
  assign SUM[1] = \B[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147754|7): The interconnect source testfixture1.DUT.\data_buffer_reg[25][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_8_root_add_147.U372.B.  The port annotation will still occur.
  assign SUM[27] = \SUM[32] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147756|7): The interconnect source testfixture1.DUT.add_18_root_add_147.U228.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_8_root_add_147.U275.A.  The port annotation will still occur.
  assign SUM[27] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138756|7): The interconnect source testfixture1.DUT.add_17_root_add_147.U286.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_8_root_add_147.U274.A.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137014|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U481.A.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137014|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U480.A.  The port annotation will still occur.
  assign product[25] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137018|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U479.A.  The port annotation will still occur.
  assign product[24] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136514|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U478.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137016|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U474.A.  The port annotation will still occur.
  assign product[24] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136514|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U326.A.  The port annotation will still occur.
  assign product[24] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136514|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U431.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137016|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_17_root_add_147.U318.A.  The port annotation will still occur.
  assign SUM[30] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146509|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U327.B.  The port annotation will still occur.
  assign SUM[32] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146511|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U504.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146508|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U448.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146508|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U434.A.  The port annotation will still occur.
  assign SUM[31] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146510|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U477.B.  The port annotation will still occur.
  assign SUM[31] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146510|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U497.B.  The port annotation will still occur.
  assign SUM[30] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146509|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U334.B.  The port annotation will still occur.
  assign SUM[33] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146512|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U489.A.  The port annotation will still occur.
  assign SUM[33] = n34;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143914|7): The interconnect source testfixture1.DUT.add_5_root_add_147.U646.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U299.A.  The port annotation will still occur.
  assign SUM[32] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,146511|7): The interconnect source testfixture1.DUT.add_6_root_add_147.U261.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_147.U407.A.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147540|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U539.B.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147540|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U537.B.  The port annotation will still occur.
  assign SUM[27] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147541|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U526.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147543|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U287.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147543|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U288.B.  The port annotation will still occur.
  assign SUM[30] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147544|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U475.A.  The port annotation will still occur.
  assign SUM[27] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147541|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U463.A.  The port annotation will still occur.
  assign SUM[28] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147542|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U362.A.  The port annotation will still occur.
  assign SUM[30] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147544|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U498.B.  The port annotation will still occur.
  assign SUM[31] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147545|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U500.B.  The port annotation will still occur.
  assign SUM[31] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147545|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U497.B.  The port annotation will still occur.
  assign SUM[28] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147542|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U446.B.  The port annotation will still occur.
  assign SUM[32] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147546|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U474.B.  The port annotation will still occur.
  assign SUM[33] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147547|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U410.B.  The port annotation will still occur.
  assign SUM[32] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147546|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U302.B.  The port annotation will still occur.
  assign SUM[34] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147548|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U453.A.  The port annotation will still occur.
  assign SUM[33] = \SUM[34] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,147547|7): The interconnect source testfixture1.DUT.add_8_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_1_root_add_0_root_add_147.U420.B.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141237|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_5_root_add_147.U693.A.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143200|7): The interconnect source testfixture1.DUT.mult_94.U708.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_5_root_add_147.U693.B.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141237|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_5_root_add_147.U504.A.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143200|7): The interconnect source testfixture1.DUT.mult_94.U708.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_5_root_add_147.U504.B.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141565|7): The interconnect source testfixture1.DUT.add_29_root_add_147.U434.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U402.A.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148206|7): The interconnect source testfixture1.DUT.mult_83.U437.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U402.B.  The port annotation will still occur.
  assign SUM[27] = \SUM[32] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148207|7): The interconnect source testfixture1.DUT.add_13_root_add_147.U279.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U437.A.  The port annotation will still occur.
  assign SUM[25] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141566|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U437.B.  The port annotation will still occur.
  assign SUM[27] = \SUM[32] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148207|7): The interconnect source testfixture1.DUT.add_13_root_add_147.U279.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U436.A.  The port annotation will still occur.
  assign SUM[25] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141566|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U436.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[32] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148209|7): The interconnect source testfixture1.DUT.add_13_root_add_147.U279.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U264.A.  The port annotation will still occur.
  assign SUM[26] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141567|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U331.A.  The port annotation will still occur.
  assign SUM[25] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141566|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U397.B.  The port annotation will still occur.
  assign SUM[25] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141566|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U384.A.  The port annotation will still occur.
  assign SUM[25] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141566|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U295.A.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141565|7): The interconnect source testfixture1.DUT.add_29_root_add_147.U434.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U326.A.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,148206|7): The interconnect source testfixture1.DUT.mult_83.U437.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U326.B.  The port annotation will still occur.
  assign SUM[25] = \SUM[26] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141566|7): The interconnect source testfixture1.DUT.add_14_root_add_147.U332.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_6_root_add_147.U305.B.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149176|7): The interconnect source testfixture1.DUT.add_16_root_add_147.U440.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U498.A.  The port annotation will still occur.
  assign SUM[29] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149179|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U415.B.  The port annotation will still occur.
  assign SUM[32] = n26;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149169|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U323.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U683.A.  The port annotation will still occur.
  assign SUM[34] = n27;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149170|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U322.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U624.B.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149176|7): The interconnect source testfixture1.DUT.add_16_root_add_147.U440.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U706.A.  The port annotation will still occur.
  assign SUM[35] = n28;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149172|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U429.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U696.B.  The port annotation will still occur.
  assign SUM[35] = n28;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149172|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U429.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U692.B.  The port annotation will still occur.
  assign SUM[27] = n30;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149173|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U330.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U678.B.  The port annotation will still occur.
  assign SUM[25] = n36;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149174|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U327.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U640.B.  The port annotation will still occur.
  assign SUM[25] = n36;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149174|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U327.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U607.A.  The port annotation will still occur.
  assign SUM[34] = n27;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149170|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U322.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U493.B.  The port annotation will still occur.
  assign SUM[28] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149177|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U357.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U608.A.  The port annotation will still occur.
  assign SUM[29] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149179|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U447.A.  The port annotation will still occur.
  assign SUM[30] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149178|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U357.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U554.B.  The port annotation will still occur.
  assign SUM[31] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149180|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U670.B.  The port annotation will still occur.
  assign SUM[32] = n26;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149169|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U323.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U653.A.  The port annotation will still occur.
  assign SUM[33] = n28;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149171|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U429.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U635.B.  The port annotation will still occur.
  assign SUM[33] = n28;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149171|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U429.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U449.B.  The port annotation will still occur.
  assign SUM[31] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149180|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U353.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U583.B.  The port annotation will still occur.
  assign SUM[27] = n30;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149173|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U330.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U472.B.  The port annotation will still occur.
  assign SUM[28] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149177|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U357.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U474.B.  The port annotation will still occur.
  assign SUM[30] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,149178|7): The interconnect source testfixture1.DUT.add_3_root_add_0_root_add_147.U357.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_2_root_add_0_root_add_147.U524.A.  The port annotation will still occur.
  assign product[0] = n270;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137773|7): The interconnect source testfixture1.DUT.mult_81.U275.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_29_root_add_147.U479.A.  The port annotation will still occur.
  assign product[0] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138043|7): The interconnect source testfixture1.DUT.\data_buffer_reg[3][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_29_root_add_147.U479.B.  The port annotation will still occur.
  assign product[0] = n270;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137773|7): The interconnect source testfixture1.DUT.mult_81.U275.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_29_root_add_147.U456.A.  The port annotation will still occur.
  assign product[0] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138043|7): The interconnect source testfixture1.DUT.\data_buffer_reg[3][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_29_root_add_147.U456.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137507|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_83.U432.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137507|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_83.U421.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137507|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_83.U474.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137507|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_83.U342.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137507|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_83.U404.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137507|7): The interconnect source testfixture1.DUT.\data_buffer_reg[4][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_83.U417.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145333|7): The interconnect source testfixture1.DUT.\data_buffer_reg[20][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_99.U277.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145335|7): The interconnect source testfixture1.DUT.\data_buffer_reg[20][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_99.U358.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145060|7): The interconnect source testfixture1.DUT.\data_buffer_reg[11][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_90.U344.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145060|7): The interconnect source testfixture1.DUT.\data_buffer_reg[11][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_90.U361.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145060|7): The interconnect source testfixture1.DUT.\data_buffer_reg[11][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_90.U365.B.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,142843|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U698.A.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143566|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U698.B.  The port annotation will still occur.
  assign SUM[32] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143567|7): The interconnect source testfixture1.DUT.add_9_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U495.B.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,142843|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U522.A.  The port annotation will still occur.
  assign SUM[0] = \B[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143566|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U522.B.  The port annotation will still occur.
  assign SUM[32] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143567|7): The interconnect source testfixture1.DUT.add_9_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U516.B.  The port annotation will still occur.
  assign SUM[33] = \SUM[33] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,143568|7): The interconnect source testfixture1.DUT.add_9_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_4_root_add_147.U478.A.  The port annotation will still occur.
  assign SUM[1] = \B[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140608|7): The interconnect source testfixture1.DUT.mult_98.U569.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_10_root_add_147.U655.B.  The port annotation will still occur.
  assign SUM[1] = \B[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140608|7): The interconnect source testfixture1.DUT.mult_98.U569.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_10_root_add_147.U350.B.  The port annotation will still occur.
  assign SUM[1] = \B[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140341|7): The interconnect source testfixture1.DUT.mult_100.U404.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U636.A.  The port annotation will still occur.
  assign SUM[31] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141849|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U366.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U629.A.  The port annotation will still occur.
  assign SUM[28] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140342|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U365.A.  The port annotation will still occur.
  assign SUM[28] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141846|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U365.B.  The port annotation will still occur.
  assign SUM[30] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140344|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U587.A.  The port annotation will still occur.
  assign SUM[30] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141848|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U366.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U587.B.  The port annotation will still occur.
  assign SUM[30] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140344|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U577.A.  The port annotation will still occur.
  assign SUM[1] = \B[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140341|7): The interconnect source testfixture1.DUT.mult_100.U404.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U424.A.  The port annotation will still occur.
  assign SUM[29] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140343|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U364.A.  The port annotation will still occur.
  assign SUM[29] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141847|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U364.B.  The port annotation will still occur.
  assign SUM[30] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140344|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U568.A.  The port annotation will still occur.
  assign SUM[30] = \SUM[31] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141848|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U366.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U568.B.  The port annotation will still occur.
  assign SUM[28] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140342|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U537.A.  The port annotation will still occur.
  assign SUM[28] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141846|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U537.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[30] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140343|7): The interconnect source testfixture1.DUT.add_20_root_add_147.U295.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U416.A.  The port annotation will still occur.
  assign SUM[29] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,141847|7): The interconnect source testfixture1.DUT.add_19_root_add_147.U379.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_9_root_add_147.U416.B.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,139776|7): The interconnect source testfixture1.DUT.mult_89.U445.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U598.B.  The port annotation will still occur.
  assign SUM[28] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140054|7): The interconnect source testfixture1.DUT.add_26_root_add_147.U327.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U571.A.  The port annotation will still occur.
  assign SUM[28] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,139777|7): The interconnect source testfixture1.DUT.add_25_root_add_147.U342.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U571.B.  The port annotation will still occur.
  assign SUM[28] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140054|7): The interconnect source testfixture1.DUT.add_26_root_add_147.U327.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U544.A.  The port annotation will still occur.
  assign SUM[28] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,139777|7): The interconnect source testfixture1.DUT.add_25_root_add_147.U342.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U544.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,139778|7): The interconnect source testfixture1.DUT.add_25_root_add_147.U342.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U440.A.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,139776|7): The interconnect source testfixture1.DUT.mult_89.U445.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U406.B.  The port annotation will still occur.
  assign SUM[29] = \SUM[29] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140055|7): The interconnect source testfixture1.DUT.add_26_root_add_147.U327.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_12_root_add_147.U387.A.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140917|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_11_root_add_147.U409.A.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,140917|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_11_root_add_147.U440.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136202|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U531.A.  The port annotation will still occur.
  assign product[1] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135263|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U531.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136204|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U460.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136202|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U397.A.  The port annotation will still occur.
  assign product[1] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135263|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U397.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136204|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U461.A.  The port annotation will still occur.
  assign product[27] = \product[28] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136199|7): The interconnect source testfixture1.DUT.mult_101.U378.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_19_root_add_147.U308.A.  The port annotation will still occur.
  assign product[3] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145336|7): The interconnect source testfixture1.DUT.\data_buffer_reg[20][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_20_root_add_147.U439.A.  The port annotation will still occur.
  assign product[2] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145334|7): The interconnect source testfixture1.DUT.\data_buffer_reg[20][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_20_root_add_147.U444.A.  The port annotation will still occur.
  assign product[2] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145334|7): The interconnect source testfixture1.DUT.\data_buffer_reg[20][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_20_root_add_147.U344.A.  The port annotation will still occur.
  assign product[3] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145336|7): The interconnect source testfixture1.DUT.\data_buffer_reg[20][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_20_root_add_147.U254.A.  The port annotation will still occur.
  assign product[27] = \product[28] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,133969|7): The interconnect source testfixture1.DUT.mult_100.U599.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_20_root_add_147.U384.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134647|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_24_root_add_147.U570.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134647|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_24_root_add_147.U412.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134647|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_24_root_add_147.U326.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134647|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_24_root_add_147.U331.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134647|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_24_root_add_147.U330.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U533.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U402.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U430.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U429.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U486.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U428.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135578|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_98.U468.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135579|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_21_root_add_147.U569.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135579|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_21_root_add_147.U568.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135579|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_21_root_add_147.U542.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135579|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_21_root_add_147.U479.A.  The port annotation will still occur.
  assign product[27] = \a[15] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135579|7): The interconnect source testfixture1.DUT.\data_buffer_reg[19][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_21_root_add_147.U521.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U709.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U633.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U558.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U605.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U594.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U585.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,132926|7): The interconnect source testfixture1.DUT.\data_buffer_reg[16][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_95.U557.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136203|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_101.U556.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136203|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_101.U304.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136201|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_101.U422.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136201|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_101.U402.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136201|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_101.U403.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136203|7): The interconnect source testfixture1.DUT.\data_buffer_reg[22][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_101.U329.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135260|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_102.U428.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135262|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_102.U500.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135262|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_102.U422.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135260|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_102.U399.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135262|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_102.U427.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135260|7): The interconnect source testfixture1.DUT.\data_buffer_reg[23][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_102.U398.B.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138518|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_30_root_add_147.U288.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138518|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_30_root_add_147.U396.A.  The port annotation will still occur.
  assign product[1] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134955|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U319.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135887|7): The interconnect source testfixture1.DUT.\data_buffer_reg[9][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U319.B.  The port annotation will still occur.
  assign product[1] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134955|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U363.A.  The port annotation will still occur.
  assign product[1] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135887|7): The interconnect source testfixture1.DUT.\data_buffer_reg[9][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U363.B.  The port annotation will still occur.
  assign product[27] = \product[28] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135884|7): The interconnect source testfixture1.DUT.mult_88.U391.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U348.A.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135889|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U362.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135889|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U360.B.  The port annotation will still occur.
  assign product[2] = \a[1] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135889|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_26_root_add_147.U358.A1.  The port annotation will still occur.
  assign product[27] = \product[28] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,133632|7): The interconnect source testfixture1.DUT.mult_89.U474.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_25_root_add_147.U503.A.  The port annotation will still occur.
  assign product[2] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145061|7): The interconnect source testfixture1.DUT.\data_buffer_reg[11][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_25_root_add_147.U485.B.  The port annotation will still occur.
  assign product[2] = \a[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,145061|7): The interconnect source testfixture1.DUT.\data_buffer_reg[11][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_25_root_add_147.U379.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134644|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U487.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U424.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U559.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U327.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U326.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134644|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U473.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134644|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U334.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U506.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U330.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134646|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U325.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134644|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U464.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134644|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U342.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134644|7): The interconnect source testfixture1.DUT.\data_buffer_reg[12][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_91.U343.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135886|7): The interconnect source testfixture1.DUT.\data_buffer_reg[9][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U462.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135888|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U313.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135888|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U458.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135888|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U468.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135886|7): The interconnect source testfixture1.DUT.\data_buffer_reg[9][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U483.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135886|7): The interconnect source testfixture1.DUT.\data_buffer_reg[9][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U426.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,135888|7): The interconnect source testfixture1.DUT.U7006.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_88.U341.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134954|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_87.U460.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134954|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_87.U532.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134952|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_87.U316.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134952|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_87.U326.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134952|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_87.U453.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,134954|7): The interconnect source testfixture1.DUT.\data_buffer_reg[8][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_87.U431.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138283|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U356.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138279|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U328.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138281|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U310.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138279|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U335.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138281|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U228.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138279|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U351.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138281|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U332.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138279|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U291.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138281|7): The interconnect source testfixture1.DUT.\data_buffer_reg[5][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_84.U247.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138517|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_79.U345.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138517|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_79.U380.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138517|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_79.U358.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138517|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_79.U350.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138517|7): The interconnect source testfixture1.DUT.\data_buffer_reg[0][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_79.U348.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138042|7): The interconnect source testfixture1.DUT.\data_buffer_reg[3][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_82.U350.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138042|7): The interconnect source testfixture1.DUT.\data_buffer_reg[3][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_82.U411.CI.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138042|7): The interconnect source testfixture1.DUT.\data_buffer_reg[3][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_82.U368.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,138042|7): The interconnect source testfixture1.DUT.\data_buffer_reg[3][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_82.U320.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136511|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U272.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136513|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U500.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136513|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U341.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136513|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U442.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136513|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U385.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136513|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U443.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136513|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U361.A.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136511|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U274.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136511|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U273.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136511|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U275.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,136511|7): The interconnect source testfixture1.DUT.\data_buffer_reg[27][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_106.U390.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137015|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U302.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137013|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U332.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U414.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U413.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U412.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U281.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U351.A.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U282.A.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137013|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U298.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U264.B.  The port annotation will still occur.
  assign \a[15]  = a[15];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137017|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][15] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U266.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137015|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U296.B.  The port annotation will still occur.
  assign \a[1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137013|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][1] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U285.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137015|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U300.B.  The port annotation will still occur.
  assign \a[0]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,137015|7): The interconnect source testfixture1.DUT.\data_buffer_reg[26][0] .Q is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_105.U254.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131119|7): The interconnect source testfixture1.DUT.U11985.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131120|7): The interconnect source testfixture1.DUT.U11592.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131119|7): The interconnect source testfixture1.DUT.U11985.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131119|7): The interconnect source testfixture1.DUT.U11985.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131120|7): The interconnect source testfixture1.DUT.U11592.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131119|7): The interconnect source testfixture1.DUT.U11985.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131121|7): The interconnect source testfixture1.DUT.U11592.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_297.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131430|7): The interconnect source testfixture1.DUT.U11976.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_297.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131121|7): The interconnect source testfixture1.DUT.U11592.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_297.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131430|7): The interconnect source testfixture1.DUT.U11976.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_297.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131428|7): The interconnect source testfixture1.DUT.U11984.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131429|7): The interconnect source testfixture1.DUT.U11976.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131428|7): The interconnect source testfixture1.DUT.U11984.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131428|7): The interconnect source testfixture1.DUT.U11984.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131429|7): The interconnect source testfixture1.DUT.U11976.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,131428|7): The interconnect source testfixture1.DUT.U11984.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_297.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130427|7): The interconnect source testfixture1.DUT.U11970.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130428|7): The interconnect source testfixture1.DUT.U11585.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130427|7): The interconnect source testfixture1.DUT.U11970.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130427|7): The interconnect source testfixture1.DUT.U11970.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130428|7): The interconnect source testfixture1.DUT.U11585.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130427|7): The interconnect source testfixture1.DUT.U11970.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130429|7): The interconnect source testfixture1.DUT.U11585.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_300.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130738|7): The interconnect source testfixture1.DUT.U11953.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_300.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130429|7): The interconnect source testfixture1.DUT.U11585.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_300.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130738|7): The interconnect source testfixture1.DUT.U11953.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_300.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130736|7): The interconnect source testfixture1.DUT.U11971.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130737|7): The interconnect source testfixture1.DUT.U11953.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130736|7): The interconnect source testfixture1.DUT.U11971.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130736|7): The interconnect source testfixture1.DUT.U11971.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130737|7): The interconnect source testfixture1.DUT.U11953.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130736|7): The interconnect source testfixture1.DUT.U11971.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_300.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129735|7): The interconnect source testfixture1.DUT.U11997.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129736|7): The interconnect source testfixture1.DUT.U11593.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129735|7): The interconnect source testfixture1.DUT.U11997.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129735|7): The interconnect source testfixture1.DUT.U11997.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129736|7): The interconnect source testfixture1.DUT.U11593.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129735|7): The interconnect source testfixture1.DUT.U11997.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129737|7): The interconnect source testfixture1.DUT.U11593.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_308.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130046|7): The interconnect source testfixture1.DUT.U11977.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_308.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129737|7): The interconnect source testfixture1.DUT.U11593.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_308.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130046|7): The interconnect source testfixture1.DUT.U11977.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_308.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130044|7): The interconnect source testfixture1.DUT.U11998.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130045|7): The interconnect source testfixture1.DUT.U11977.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130044|7): The interconnect source testfixture1.DUT.U11998.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130044|7): The interconnect source testfixture1.DUT.U11998.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130045|7): The interconnect source testfixture1.DUT.U11977.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,130044|7): The interconnect source testfixture1.DUT.U11998.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_308.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129043|7): The interconnect source testfixture1.DUT.U11968.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129044|7): The interconnect source testfixture1.DUT.U11583.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129043|7): The interconnect source testfixture1.DUT.U11968.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129043|7): The interconnect source testfixture1.DUT.U11968.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129044|7): The interconnect source testfixture1.DUT.U11583.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129043|7): The interconnect source testfixture1.DUT.U11968.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129045|7): The interconnect source testfixture1.DUT.U11583.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_302.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129354|7): The interconnect source testfixture1.DUT.U11954.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_302.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129045|7): The interconnect source testfixture1.DUT.U11583.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_302.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129354|7): The interconnect source testfixture1.DUT.U11954.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_302.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129352|7): The interconnect source testfixture1.DUT.U11969.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129353|7): The interconnect source testfixture1.DUT.U11954.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129352|7): The interconnect source testfixture1.DUT.U11969.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129352|7): The interconnect source testfixture1.DUT.U11969.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129353|7): The interconnect source testfixture1.DUT.U11954.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,129352|7): The interconnect source testfixture1.DUT.U11969.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_302.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128351|7): The interconnect source testfixture1.DUT.U11995.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128352|7): The interconnect source testfixture1.DUT.U11594.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128351|7): The interconnect source testfixture1.DUT.U11995.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128351|7): The interconnect source testfixture1.DUT.U11995.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128352|7): The interconnect source testfixture1.DUT.U11594.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128351|7): The interconnect source testfixture1.DUT.U11995.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128353|7): The interconnect source testfixture1.DUT.U11594.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_310.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128662|7): The interconnect source testfixture1.DUT.U11978.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_310.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128353|7): The interconnect source testfixture1.DUT.U11594.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_310.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128662|7): The interconnect source testfixture1.DUT.U11978.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_310.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128660|7): The interconnect source testfixture1.DUT.U11996.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128661|7): The interconnect source testfixture1.DUT.U11978.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128660|7): The interconnect source testfixture1.DUT.U11996.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128660|7): The interconnect source testfixture1.DUT.U11996.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128661|7): The interconnect source testfixture1.DUT.U11978.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,128660|7): The interconnect source testfixture1.DUT.U11996.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_310.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127659|7): The interconnect source testfixture1.DUT.U11972.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127660|7): The interconnect source testfixture1.DUT.U11587.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127659|7): The interconnect source testfixture1.DUT.U11972.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127659|7): The interconnect source testfixture1.DUT.U11972.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127660|7): The interconnect source testfixture1.DUT.U11587.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127659|7): The interconnect source testfixture1.DUT.U11972.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127661|7): The interconnect source testfixture1.DUT.U11587.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_304.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127970|7): The interconnect source testfixture1.DUT.U11956.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_304.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127661|7): The interconnect source testfixture1.DUT.U11587.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_304.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127970|7): The interconnect source testfixture1.DUT.U11956.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_304.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127968|7): The interconnect source testfixture1.DUT.U11973.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127969|7): The interconnect source testfixture1.DUT.U11956.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127968|7): The interconnect source testfixture1.DUT.U11973.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127968|7): The interconnect source testfixture1.DUT.U11973.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127969|7): The interconnect source testfixture1.DUT.U11956.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127968|7): The interconnect source testfixture1.DUT.U11973.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_304.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126967|7): The interconnect source testfixture1.DUT.U11999.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126968|7): The interconnect source testfixture1.DUT.U11595.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126967|7): The interconnect source testfixture1.DUT.U11999.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126967|7): The interconnect source testfixture1.DUT.U11999.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126968|7): The interconnect source testfixture1.DUT.U11595.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126967|7): The interconnect source testfixture1.DUT.U11999.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126969|7): The interconnect source testfixture1.DUT.U11595.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_312.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127278|7): The interconnect source testfixture1.DUT.U11979.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_312.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126969|7): The interconnect source testfixture1.DUT.U11595.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_312.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127278|7): The interconnect source testfixture1.DUT.U11979.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_312.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127276|7): The interconnect source testfixture1.DUT.U12000.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127277|7): The interconnect source testfixture1.DUT.U11979.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127276|7): The interconnect source testfixture1.DUT.U12000.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127276|7): The interconnect source testfixture1.DUT.U12000.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127277|7): The interconnect source testfixture1.DUT.U11979.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,127276|7): The interconnect source testfixture1.DUT.U12000.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_312.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126275|7): The interconnect source testfixture1.DUT.U11993.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126276|7): The interconnect source testfixture1.DUT.U11586.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126275|7): The interconnect source testfixture1.DUT.U11993.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126275|7): The interconnect source testfixture1.DUT.U11993.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126276|7): The interconnect source testfixture1.DUT.U11586.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126275|7): The interconnect source testfixture1.DUT.U11993.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126277|7): The interconnect source testfixture1.DUT.U11586.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_306.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126586|7): The interconnect source testfixture1.DUT.U11955.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_306.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126277|7): The interconnect source testfixture1.DUT.U11586.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_306.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126586|7): The interconnect source testfixture1.DUT.U11955.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_306.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126584|7): The interconnect source testfixture1.DUT.U11994.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126585|7): The interconnect source testfixture1.DUT.U11955.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126584|7): The interconnect source testfixture1.DUT.U11994.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126584|7): The interconnect source testfixture1.DUT.U11994.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126585|7): The interconnect source testfixture1.DUT.U11955.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,126584|7): The interconnect source testfixture1.DUT.U11994.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_306.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125583|7): The interconnect source testfixture1.DUT.U11965.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125584|7): The interconnect source testfixture1.DUT.U11591.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125583|7): The interconnect source testfixture1.DUT.U11965.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125583|7): The interconnect source testfixture1.DUT.U11965.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125584|7): The interconnect source testfixture1.DUT.U11591.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125583|7): The interconnect source testfixture1.DUT.U11965.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125585|7): The interconnect source testfixture1.DUT.U11591.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_301.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125894|7): The interconnect source testfixture1.DUT.U11959.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_301.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125585|7): The interconnect source testfixture1.DUT.U11591.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_301.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125894|7): The interconnect source testfixture1.DUT.U11959.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_301.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125892|7): The interconnect source testfixture1.DUT.U11966.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125893|7): The interconnect source testfixture1.DUT.U11959.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125892|7): The interconnect source testfixture1.DUT.U11966.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125892|7): The interconnect source testfixture1.DUT.U11966.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125893|7): The interconnect source testfixture1.DUT.U11959.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125892|7): The interconnect source testfixture1.DUT.U11966.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_301.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124891|7): The interconnect source testfixture1.DUT.U11987.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124892|7): The interconnect source testfixture1.DUT.U11596.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124891|7): The interconnect source testfixture1.DUT.U11987.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124891|7): The interconnect source testfixture1.DUT.U11987.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124892|7): The interconnect source testfixture1.DUT.U11596.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124891|7): The interconnect source testfixture1.DUT.U11987.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124893|7): The interconnect source testfixture1.DUT.U11596.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_309.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125202|7): The interconnect source testfixture1.DUT.U11980.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_309.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124893|7): The interconnect source testfixture1.DUT.U11596.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_309.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125202|7): The interconnect source testfixture1.DUT.U11980.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_309.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125200|7): The interconnect source testfixture1.DUT.U11988.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125201|7): The interconnect source testfixture1.DUT.U11980.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125200|7): The interconnect source testfixture1.DUT.U11988.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125200|7): The interconnect source testfixture1.DUT.U11988.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125201|7): The interconnect source testfixture1.DUT.U11980.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,125200|7): The interconnect source testfixture1.DUT.U11988.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_309.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124199|7): The interconnect source testfixture1.DUT.U11962.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124200|7): The interconnect source testfixture1.DUT.U11589.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124199|7): The interconnect source testfixture1.DUT.U11962.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124199|7): The interconnect source testfixture1.DUT.U11962.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124200|7): The interconnect source testfixture1.DUT.U11589.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124199|7): The interconnect source testfixture1.DUT.U11962.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124201|7): The interconnect source testfixture1.DUT.U11589.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_303.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124510|7): The interconnect source testfixture1.DUT.U11958.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_303.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124201|7): The interconnect source testfixture1.DUT.U11589.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_303.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124510|7): The interconnect source testfixture1.DUT.U11958.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_303.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124508|7): The interconnect source testfixture1.DUT.U11963.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124509|7): The interconnect source testfixture1.DUT.U11958.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124508|7): The interconnect source testfixture1.DUT.U11963.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124508|7): The interconnect source testfixture1.DUT.U11963.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124509|7): The interconnect source testfixture1.DUT.U11958.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,124508|7): The interconnect source testfixture1.DUT.U11963.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_303.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123507|7): The interconnect source testfixture1.DUT.U11989.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123508|7): The interconnect source testfixture1.DUT.U11597.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123507|7): The interconnect source testfixture1.DUT.U11989.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123507|7): The interconnect source testfixture1.DUT.U11989.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123508|7): The interconnect source testfixture1.DUT.U11597.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123507|7): The interconnect source testfixture1.DUT.U11989.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123509|7): The interconnect source testfixture1.DUT.U11597.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_311.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123818|7): The interconnect source testfixture1.DUT.U11981.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_311.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123509|7): The interconnect source testfixture1.DUT.U11597.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_311.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123818|7): The interconnect source testfixture1.DUT.U11981.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_311.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123816|7): The interconnect source testfixture1.DUT.U11990.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123817|7): The interconnect source testfixture1.DUT.U11981.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123816|7): The interconnect source testfixture1.DUT.U11990.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123816|7): The interconnect source testfixture1.DUT.U11990.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123817|7): The interconnect source testfixture1.DUT.U11981.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123816|7): The interconnect source testfixture1.DUT.U11990.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_311.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122815|7): The interconnect source testfixture1.DUT.U11960.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122816|7): The interconnect source testfixture1.DUT.U11588.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122815|7): The interconnect source testfixture1.DUT.U11960.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122815|7): The interconnect source testfixture1.DUT.U11960.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122816|7): The interconnect source testfixture1.DUT.U11588.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122815|7): The interconnect source testfixture1.DUT.U11960.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122817|7): The interconnect source testfixture1.DUT.U11588.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_305.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123126|7): The interconnect source testfixture1.DUT.U11957.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_305.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122817|7): The interconnect source testfixture1.DUT.U11588.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_305.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123126|7): The interconnect source testfixture1.DUT.U11957.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_305.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123124|7): The interconnect source testfixture1.DUT.U11961.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123125|7): The interconnect source testfixture1.DUT.U11957.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123124|7): The interconnect source testfixture1.DUT.U11961.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123124|7): The interconnect source testfixture1.DUT.U11961.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123125|7): The interconnect source testfixture1.DUT.U11957.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,123124|7): The interconnect source testfixture1.DUT.U11961.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_305.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122123|7): The interconnect source testfixture1.DUT.U11991.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122124|7): The interconnect source testfixture1.DUT.U11598.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122123|7): The interconnect source testfixture1.DUT.U11991.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122123|7): The interconnect source testfixture1.DUT.U11991.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122124|7): The interconnect source testfixture1.DUT.U11598.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122123|7): The interconnect source testfixture1.DUT.U11991.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122125|7): The interconnect source testfixture1.DUT.U11598.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_307.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122434|7): The interconnect source testfixture1.DUT.U11982.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_307.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122125|7): The interconnect source testfixture1.DUT.U11598.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_307.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122434|7): The interconnect source testfixture1.DUT.U11982.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_307.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122432|7): The interconnect source testfixture1.DUT.U11992.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122433|7): The interconnect source testfixture1.DUT.U11982.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122432|7): The interconnect source testfixture1.DUT.U11992.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122432|7): The interconnect source testfixture1.DUT.U11992.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122433|7): The interconnect source testfixture1.DUT.U11982.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,122432|7): The interconnect source testfixture1.DUT.U11992.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_307.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121431|7): The interconnect source testfixture1.DUT.U11964.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121432|7): The interconnect source testfixture1.DUT.U11590.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121431|7): The interconnect source testfixture1.DUT.U11964.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121431|7): The interconnect source testfixture1.DUT.U11964.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121432|7): The interconnect source testfixture1.DUT.U11590.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121431|7): The interconnect source testfixture1.DUT.U11964.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121433|7): The interconnect source testfixture1.DUT.U11590.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_299.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121742|7): The interconnect source testfixture1.DUT.U11975.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_299.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121433|7): The interconnect source testfixture1.DUT.U11590.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_299.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121742|7): The interconnect source testfixture1.DUT.U11975.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_299.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121740|7): The interconnect source testfixture1.DUT.U11983.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121741|7): The interconnect source testfixture1.DUT.U11975.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121740|7): The interconnect source testfixture1.DUT.U11983.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121740|7): The interconnect source testfixture1.DUT.U11983.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121741|7): The interconnect source testfixture1.DUT.U11975.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121740|7): The interconnect source testfixture1.DUT.U11983.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_299.U54.ICI.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120739|7): The interconnect source testfixture1.DUT.U11967.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298_2.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120740|7): The interconnect source testfixture1.DUT.U11584.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298_2.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120739|7): The interconnect source testfixture1.DUT.U11967.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298_2.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120739|7): The interconnect source testfixture1.DUT.U11967.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298_2.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120740|7): The interconnect source testfixture1.DUT.U11584.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298_2.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120739|7): The interconnect source testfixture1.DUT.U11967.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298_2.U54.ICI.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120741|7): The interconnect source testfixture1.DUT.U11584.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_298.U3.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121050|7): The interconnect source testfixture1.DUT.U11974.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_298.U3.B.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,120741|7): The interconnect source testfixture1.DUT.U11584.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_298.U2.A.  The port annotation will still occur.
  assign product[0] = \b[0] ;
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121050|7): The interconnect source testfixture1.DUT.U11974.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.add_298.U2.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121048|7): The interconnect source testfixture1.DUT.U11986.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298.U289.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121049|7): The interconnect source testfixture1.DUT.U11974.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298.U261.A.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121048|7): The interconnect source testfixture1.DUT.U11986.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298.U258.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121048|7): The interconnect source testfixture1.DUT.U11986.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298.U249.A.  The port annotation will still occur.
  assign \b[0]  = b[0];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121049|7): The interconnect source testfixture1.DUT.U11974.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298.U246.B.  The port annotation will still occur.
  assign n105 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/FAS_syn.v,121048|7): The interconnect source testfixture1.DUT.U11986.Y is separated by a unidirectional continuous assign from the destination testfixture1.DUT.mult_298.U54.ICI.  The port annotation will still occur.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.FAS:v <0x316e9b0a>
			streams:   2, words:   423
		worklib.FAS_DW01_add_49:v <0x617a4635>
			streams:   0, words:     0
		worklib.FAS_DW01_add_50:v <0x4bd4928e>
			streams:   0, words:     0
		worklib.FAS_DW01_add_51:v <0x797c2703>
			streams:   0, words:     0
		worklib.FAS_DW01_add_53:v <0x48746371>
			streams:   0, words:     0
		worklib.FAS_DW01_add_56:v <0x0e8a657a>
			streams:   0, words:     0
		worklib.FAS_DW01_add_57:v <0x6868b2bc>
			streams:   0, words:     0
		worklib.FAS_DW01_add_58:v <0x426ab6f6>
			streams:   0, words:     0
		worklib.FAS_DW01_add_59:v <0x3de6167b>
			streams:   0, words:     0
		worklib.FAS_DW01_add_60:v <0x73ea5abd>
			streams:   0, words:     0
		worklib.FAS_DW01_add_61:v <0x7bb293c7>
			streams:   0, words:     0
		worklib.FAS_DW01_add_64:v <0x4b2dc5af>
			streams:   0, words:     0
		worklib.FAS_DW01_add_65:v <0x13eabc37>
			streams:   0, words:     0
		worklib.FAS_DW01_add_66:v <0x269254c6>
			streams:   0, words:     0
		worklib.FAS_DW01_add_68:v <0x35707a34>
			streams:   0, words:     0
		worklib.FAS_DW01_add_69:v <0x206fc445>
			streams:   0, words:     0
		worklib.FAS_DW01_add_71:v <0x382b3406>
			streams:   0, words:     0
		worklib.FAS_DW01_add_83:v <0x7e70997e>
			streams:   0, words:     0
		worklib.FAS_DW01_add_84:v <0x4add840d>
			streams:   0, words:     0
		worklib.FAS_DW01_add_85:v <0x47e560d6>
			streams:   0, words:     0
		worklib.FAS_DW01_add_86:v <0x1495e3d9>
			streams:   0, words:     0
		worklib.FAS_DW01_add_87:v <0x65860fab>
			streams:   0, words:     0
		worklib.FAS_DW01_add_92:v <0x4450eba7>
			streams:   0, words:     0
		worklib.FAS_DW01_add_93:v <0x409b2785>
			streams:   0, words:     0
		worklib.FAS_DW01_add_94:v <0x5edb0609>
			streams:   0, words:     0
		worklib.FAS_DW01_inc_4:v <0x4df2105d>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_0:v <0x52b4c398>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_10:v <0x35614c8b>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_11:v <0x508bc5ed>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_12:v <0x7eb45e47>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_13:v <0x1b5ed721>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_14:v <0x79ba6f52>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_15:v <0x1c50e634>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_16:v <0x326f7d9e>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_17:v <0x5785f4f8>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_18:v <0x2cd70b39>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_19:v <0x493d825f>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_1:v <0x375e4afe>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_20:v <0x6e74bac6>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_21:v <0x0b9e33a0>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_22:v <0x25a1a80a>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_23:v <0x404b216c>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_24:v <0x22af991f>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_25:v <0x47451079>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_26:v <0x697a8bd3>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_27:v <0x0c9002b5>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_28:v <0x77c2fd74>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_29:v <0x12287412>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_2:v <0x1961d154>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_30:v <0x4ac09422>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_31:v <0x2f2a1d44>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_3:v <0x7c8b5832>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_4:v <0x1e6fe041>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_5:v <0x7b856927>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_67:v <0x5e0e47c8>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_68:v <0x09264545>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_6:v <0x55baf28d>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_70:v <0x440494ff>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_72:v <0x13c8d24e>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_73:v <0x7f7dbfd0>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_74:v <0x4b6edf7c>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_75:v <0x7b88fc23>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_76:v <0x08a40d5e>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_77:v <0x7172eff2>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_78:v <0x3c2e80d0>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_79:v <0x3e4e0e55>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_7:v <0x30507beb>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_80:v <0x7402137c>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_84:v <0x74a334a1>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_85:v <0x1cde9b36>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_86:v <0x770366f6>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_87:v <0x3e88a0c5>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_88:v <0x389a5aab>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_89:v <0x7cdfafa9>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_8:v <0x4b02842a>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_90:v <0x51d1d7ea>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_91:v <0x78fee962>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_92:v <0x7723837a>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_93:v <0x2c2cdbea>
			streams:   0, words:     0
		worklib.FAS_DW_mult_tc_9:v <0x2ee80d4c>
			streams:   0, words:     0
		worklib.fft_butterFly_0:v <0x52916487>
			streams:   0, words:     0
		worklib.fft_butterFly_0_DW_mult_tc_1_DW_mult_tc_65:v <0x4258ffb1>
			streams:   0, words:     0
		worklib.fft_butterFly_0_DW_mult_tc_2_DW_mult_tc_66:v <0x1a31fc42>
			streams:   0, words:     0
		worklib.fft_butterFly_1:v <0x4b6f9609>
			streams:   0, words:     0
		worklib.fft_butterFly_2:v <0x401b930a>
			streams:   0, words:     0
		worklib.fft_butterFly_3:v <0x753abfe4>
			streams:   0, words:     0
		worklib.fft_butterFly_4:v <0x04c8d6ee>
			streams:   0, words:     0
		worklib.fft_butterFly_5:v <0x64bfa1a0>
			streams:   0, words:     0
		worklib.fft_butterFly_6:v <0x36073a6b>
			streams:   0, words:     0
		worklib.fft_butterFly_7:v <0x3d1c41b5>
			streams:   0, words:     0
		worklib.testfixture1:v <0x22d5ec79>
			streams:  23, words: 28107
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                 137000     461
		UDPs:                      3527       2
		Primitives:              281095       8
		Timing outputs:          156165      95
		Registers:                 2813      58
		Scalar wires:            159449       -
		Expanded wires:              80       3
		Vectored wires:              30       -
		Always blocks:                8       8
		Initial blocks:              10      10
		Cont. assignments:            0     339
		Pseudo assignments:           4       4
		Timing checks:            24662    3696
		Interconnect:            326302       -
		Delayed tcheck signals:    8210    2992
		Simulation timescale:       1ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'FAS.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.data(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.en(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.l(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fir_fail(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_fail(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fir_verify(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_rec(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r6(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r7(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i6(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i7(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fftr_ver(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.ffti_ver(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fftr_ver_(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.ffti_ver_(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fftr_verify(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.ffti_verify(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fir_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fir_d(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d6(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d7(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d8(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d9(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d10(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d11(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d12(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d13(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d14(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_d15(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.ready(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.done(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.freq(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fir_d(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.freq(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d6(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d7(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d8(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d9(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d10(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d11(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d12(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d13(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d14(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d15(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_d0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.data_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.rst(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fir_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.fft_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.done(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.n14717(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.n14718(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.n14719(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.DUT.n14720(36)
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.data(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.en(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.l(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fir_fail(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_fail(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fir_verify(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_rec(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r6(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_r7(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i6(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fft_cmp_i7(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.fftr_ver(48)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture1.ffti_ver(48)
*Verdi* : End of traversing the MDAs.
FFT dataout on pattern           0 ~          15, PASS!!
FFT dataout on pattern          16 ~          31, PASS!!
FFT dataout on pattern          32 ~          47, PASS!!
FFT dataout on pattern          48 ~          63, PASS!!
FFT dataout on pattern          64 ~          79, PASS!!
FIR dataout on pattern           0 ~         100 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern          80 ~          95, PASS!!
FFT dataout on pattern          96 ~         111, PASS!!
FFT dataout on pattern         112 ~         127, PASS!!
FFT dataout on pattern         128 ~         143, PASS!!
FFT dataout on pattern         144 ~         159, PASS!!
FFT dataout on pattern         160 ~         175, PASS!!
FIR dataout on pattern         100 ~         200 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         176 ~         191, PASS!!
FFT dataout on pattern         192 ~         207, PASS!!
FFT dataout on pattern         208 ~         223, PASS!!
FFT dataout on pattern         224 ~         239, PASS!!
FFT dataout on pattern         240 ~         255, PASS!!
FFT dataout on pattern         256 ~         271, PASS!!
FFT dataout on pattern         272 ~         287, PASS!!
FIR dataout on pattern         200 ~         300 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         288 ~         303, PASS!!
FFT dataout on pattern         304 ~         319, PASS!!
FFT dataout on pattern         320 ~         335, PASS!!
FFT dataout on pattern         336 ~         351, PASS!!
FFT dataout on pattern         352 ~         367, PASS!!
FFT dataout on pattern         368 ~         383, PASS!!
FIR dataout on pattern         300 ~         400 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         384 ~         399, PASS!!
FFT dataout on pattern         400 ~         415, PASS!!
FFT dataout on pattern         416 ~         431, PASS!!
FFT dataout on pattern         432 ~         447, PASS!!
FFT dataout on pattern         448 ~         463, PASS!!
FFT dataout on pattern         464 ~         479, PASS!!
FIR dataout on pattern         400 ~         500 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         480 ~         495, PASS!!
FFT dataout on pattern         496 ~         511, PASS!!
FFT dataout on pattern         512 ~         527, PASS!!
FFT dataout on pattern         528 ~         543, PASS!!
FFT dataout on pattern         544 ~         559, PASS!!
FFT dataout on pattern         560 ~         575, PASS!!
FIR dataout on pattern         500 ~         600 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         576 ~         591, PASS!!
FFT dataout on pattern         592 ~         607, PASS!!
FFT dataout on pattern         608 ~         623, PASS!!
FFT dataout on pattern         624 ~         639, PASS!!
FFT dataout on pattern         640 ~         655, PASS!!
FFT dataout on pattern         656 ~         671, PASS!!
FFT dataout on pattern         672 ~         687, PASS!!
FFT dataout on pattern         688 ~         703, PASS!!
FFT dataout on pattern         704 ~         719, PASS!!
FFT dataout on pattern         720 ~         735, PASS!!
FFT dataout on pattern         736 ~         751, PASS!!
FFT dataout on pattern         752 ~         767, PASS!!
FFT dataout on pattern         768 ~         783, PASS!!
FIR dataout on pattern         700 ~         800 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         784 ~         799, PASS!!
FFT dataout on pattern         800 ~         815, PASS!!
FFT dataout on pattern         816 ~         831, PASS!!
FFT dataout on pattern         832 ~         847, PASS!!
FFT dataout on pattern         848 ~         863, PASS!!
FFT dataout on pattern         864 ~         879, PASS!!
FIR dataout on pattern         800 ~         900 !!, PASS !!
-----------------------------------------------------
FFT dataout on pattern         880 ~         895, PASS!!
FFT dataout on pattern         896 ~         911, PASS!!
FFT dataout on pattern         912 ~         927, PASS!!
FFT dataout on pattern         928 ~         943, PASS!!
FFT dataout on pattern         944 ~         959, PASS!!
FFT dataout on pattern         960 ~         975, PASS!!
FFT dataout on pattern         976 ~         991, PASS!!
FFT dataout on pattern         992 ~        1007, PASS!!
FFT dataout on pattern        1008 ~        1023, PASS!!
-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 10720 NS + 0
./testfixture2.v:242       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 05, 2020 at 11:48:33 CST  (total: 00:00:59)
