module module_0 (
    output id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input [id_5 : 1] id_7,
    input [id_3 : id_5] id_8,
    output [id_5 : id_7] id_9,
    input logic id_10 = id_5,
    output [id_4[id_8] : id_1] id_11,
    input id_12,
    output id_13,
    id_14,
    output logic id_15,
    input [id_14 : 1] id_16,
    inout id_17,
    output [id_12 : id_3] id_18,
    output id_19,
    input id_20,
    input logic [id_10 : id_1] id_21,
    input [id_1[id_14] : id_18[id_6]] id_22,
    output logic [id_20 : id_22] id_23,
    output [id_7 : id_12] id_24
);
  id_25 id_26 (
      .id_8 (id_21),
      .id_18(id_20)
  );
  id_27 id_28 (
      .id_24(id_23),
      .id_3 (id_9),
      .id_17(id_14),
      .id_12(1),
      .id_4 (id_21),
      .id_9 (id_3),
      .id_8 (1),
      .id_17(id_2),
      .id_26(id_15),
      .id_23(id_26),
      .id_22(id_21),
      .id_8 (id_9)
  );
  assign id_24 = id_26;
endmodule
