xrun(64): 23.09-s012: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s012: Started on Dec 16, 2025 at 22:55:12 EST
xrun
	-64bit
	-uvm
	-f uvm_filelist.f
		../RTL/Counter2bit.sv
		../tb/interface.sv
		../uvm_tb/uvm_tb_pkg.sv
		../uvm_tb/top.sv
	-access +rwc
	+UVM_VERBOSITY=UVM_LOW
	-licqueue

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/eda/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d
file: ../RTL/Counter2bit.sv
	module worklib.Counter2bit:sv
		errors: 0, warnings: 0
file: ../tb/interface.sv
	interface worklib.counter_if:sv
		errors: 0, warnings: 0
file: ../uvm_tb/uvm_tb_pkg.sv
	package worklib.uvm_tb_pkg:sv
		errors: 0, warnings: 0
file: ../uvm_tb/top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		uvm_tb_pkg
		$unit_0x75d4b900
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Counter2bit:sv <0x14d34a78>
			streams:   3, words:  2408
		worklib.counter_if:sv <0x7a5f76e3>
			streams: 533, words: 576147
		worklib.cdns_uvm_pkg:sv <0x12f11c07>
			streams: 172, words: 275996
		worklib.cdns_uvmapi:svp <0x63798dae>
			streams:  27, words: 30300
		worklib.cdns_assert2uvm_pkg:sv <0x688eddcd>
			streams:   3, words:  1763
		worklib.uvm_pkg:sv <0x65f4726c>
			streams: 4534, words: 7083951
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       2       2
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 13937   10169
		Scalar wires:                  3       -
		Vectored wires:                2       -
		Named events:                  4      12
		Always blocks:                 2       2
		Initial blocks:              285     157
		Parallel blocks:              26      27
		Pseudo assignments:            4       -
		Assertions:                    2       2
		Compilation units:             1       1
		SV Class declarations:       198     312
		SV Class specializations:    381     381
		Process Clocks:                1       1
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xcelium> source /opt/eda/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> source /opt/eda/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (23.09-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test my_test...
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 25: uvm_test_top.env.sb [PASS] Mismatch prevcount = 0 | count = 0 | expected count = 0 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 35: uvm_test_top.env.sb [PASS] Mismatch prevcount = 0 | count = 3 | expected count = 3 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 45: uvm_test_top.env.sb [PASS] Mismatch prevcount = 3 | count = 2 | expected count = 2 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 55: uvm_test_top.env.sb [PASS] Mismatch prevcount = 2 | count = 1 | expected count = 1 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 65: uvm_test_top.env.sb [PASS] Mismatch prevcount = 1 | count = 0 | expected count = 0 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 75: uvm_test_top.env.sb [PASS] Mismatch prevcount = 0 | count = 3 | expected count = 3 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 85: uvm_test_top.env.sb [PASS] Mismatch prevcount = 3 | count = 2 | expected count = 2 | up_down = 0
UVM_INFO ../uvm_tb/my_scoreboard.sv(24) @ 95: uvm_test_top.env.sb [PASS] Mismatch prevcount = 2 | count = 1 | expected count = 1 | up_down = 0
UVM_INFO /opt/eda/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 95: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PASS]     8
[RNTST]     1
[TEST_DONE]     1
Simulation complete via $finish(1) at time 95 NS + 50
/opt/eda/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	23.09-s012: Exiting on Dec 16, 2025 at 22:55:17 EST  (total: 00:00:05)
