graph G1
node N1 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "DiscreteRandomSource" {
		layout [ size: 138, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N2 {
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FREE
	label L2: "process blocks" {
		layout [ size: 88, 15 ]
	}
	port P3 {
		layout [ size: 8, 8 ]
	}
	node N3 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L3: "Quantizer2" {
			layout [ size: 64, 15 ]
		}
		port P4 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P5 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N4 {
		layout [ size: 66, 46 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L4: "ArrayToSequence" {
			layout [ size: 103, 15 ]
		}
		port P6 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P7 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N5 {
		layout [ size: 66, 46 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L5: "SequenceToArray" {
			layout [ size: 102, 15 ]
		}
		port P8 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P9 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P10 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N6 {
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FREE
		label L6: "Decoder" {
			layout [ size: 49, 15 ]
		}
		port P11 {
			layout [ size: 8, 8 ]
		}
		port P12 {
			layout [ size: 8, 8 ]
		}
		port P13 {
			layout [ size: 8, 8 ]
		}
		node N7 {
			layout [ size: 61, 41 ]
			nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
			portConstraints: FIXED_ORDER
			label L7: "RecursiveLattice" {
				layout [ size: 96, 15 ]
			}
			port P14 {
				layout [ size: 8, 8 ]
				index: 0
				side: WEST
			}
			port P15 {
				layout [ size: 8, 8 ]
				index: 1
				side: EAST
			}
		}
		edge E12: P13 -> N7.P14
		edge E13: N7.P15 -> P12
	}
	node N8 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L8: "Autocorrelation" {
			layout [ size: 88, 15 ]
		}
		port P16 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P17 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N9 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L9: "LevinsonDurbin" {
			layout [ size: 88, 15 ]
		}
		port P18 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P19 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P20 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
		port P21 {
			layout [ size: 8, 8 ]
			index: 3
			side: EAST
		}
	}
	node N10 {
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FREE
		label L10: "Encoder" {
			layout [ size: 49, 15 ]
		}
		port P22 {
			layout [ size: 8, 8 ]
		}
		port P23 {
			layout [ size: 8, 8 ]
		}
		port P24 {
			layout [ size: 8, 8 ]
		}
		node N11 {
			layout [ size: 61, 41 ]
			nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
			portConstraints: FIXED_ORDER
			label L11: "Lattice" {
				layout [ size: 40, 15 ]
			}
			port P25 {
				layout [ size: 8, 8 ]
				index: 0
				side: WEST
			}
			port P26 {
				layout [ size: 8, 8 ]
				index: 1
				side: EAST
			}
		}
		node N12 {
			layout [ size: 61, 41 ]
			nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
			portConstraints: FIXED_ORDER
			label L12: "Quantizer2" {
				layout [ size: 64, 15 ]
			}
			port P27 {
				layout [ size: 8, 8 ]
				index: 0
				side: WEST
			}
			port P28 {
				layout [ size: 8, 8 ]
				index: 1
				side: EAST
			}
		}
		edge E14: P24 -> N11.P25
		edge E15: N11.P26 -> N12.P27
		edge E16: N12.P28 -> P23
	}
	node N13 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L13: "AudioReader" {
			layout [ size: 75, 15 ]
		}
		port P29 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P30 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
	}
	node N14 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L14: "AudioPlayer" {
			layout [ size: 71, 15 ]
		}
		port P31 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
	}
	edge E2: N3.P5 -> N5.P8
	edge E3: N4.P7 -> N3.P4
	edge E4: N5.P9 -> N6.P11
	edge E5: N5.P9 -> N10.P22
	edge E6: N6.P12 -> N14.P31
	edge E7: N8.P17 -> N9.P18
	edge E8: N9.P21 -> N4.P6
	edge E9: N10.P23 -> N6.P13
	edge E10: N13.P29 -> N8.P16
	edge E11: N13.P29 -> N10.P24
}
edge E1: N1.P1 -> N2.P3
