// Seed: 989819096
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    output wand id_2,
    output wor  id_3
    , id_5
);
  always cover (1'b0);
  module_2 modCall_1 (id_3);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri0  id_3
);
  assign id_2 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0
    , id_2
);
  assign id_2 = id_2;
  assign module_3.id_14 = 0;
  assign module_0.id_2 = 0;
endmodule
module module_3 #(
    parameter id_7 = 32'd61
) (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    input supply1 _id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    output wor id_11
);
  logic id_13;
  module_2 modCall_1 (id_6);
  supply1 [1 : id_7] id_14 = -1;
endmodule
