$date
	Tue Dec 17 18:27:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % clk $end
$var reg 1 & d $end
$var reg 1 ' rst $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' rst $end
$var wire 1 ! z $end
$var wire 2 ( wire_reg [1:0] $end
$var reg 2 ) register [1:0] $end
$scope module mod_1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 & d $end
$var wire 1 * out_1_1 $end
$var wire 1 + out_2_1 $end
$upscope $end
$scope module mod_2 $end
$var wire 1 , inp_1 $end
$var wire 1 - inp_2 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
x+
x*
b0 )
bx (
1'
x&
1%
x$
x#
x"
1!
$end
#5
0%
#10
1,
b1 )
1%
1*
b1 (
0+
0&
1$
0#
1"
0'
#15
0%
#20
0!
1-
b11 )
1%
b11 (
1+
1&
1#
#25
0%
#30
1!
0,
0-
b0 )
1%
1'
#35
0%
#40
1,
b1 )
1%
b1 (
0+
0&
0$
0#
0"
0'
