"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axis_dwidth_converter_v1_1_16
"C:\Program Files\ModelSim\win64/vmap" axis_dwidth_converter_v1_1_16 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axis_dwidth_converter_v1_1_16
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work axis_dwidth_converter_v1_1_16 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/axis_dwidth_converter_v1_1_16/.cxl.verilog.axis_dwidth_converter_v1_1_16.axis_dwidth_converter_v1_1_16.nt64.cmf
