// Seed: 3801097058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1 : -1 'b0] id_10;
  wire id_11;
  logic [-1 : -1] id_12;
  ;
  logic ["" : ""] id_13 = id_6;
  supply0 id_14;
  assign id_14 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_10,
      id_10,
      id_3,
      id_10,
      id_10,
      id_10
  );
  inout wire id_3;
  output reg id_2;
  input wire id_1;
  initial id_2 <= id_4 == 1;
endmodule
