
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- saved from url=(0016)http://localhost -->
<!-- saved from url=(0016)http://localhost -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="DC.Type" content="topic" />
<meta name="DC.Title" content="Notices and Disclaimers" />
<meta name="DC.Relation" scheme="URI" content="../main/title_main.html" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="notices_and_disclaimers" />
<meta name="DC.Language" content="en-US" />
<link rel="stylesheet" type="text/css" href="../intel_css_styles.css" />
<title>Notices and Disclaimers</title>
<script src="../resources/prism/prism.js"><!----></script>
<link href="../resources/prism/prism.css" rel="stylesheet" />
</head>
<body id="notices_and_disclaimers">
 <!-- ==============(Start:NavScript)================= -->
 <script src="..\NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(1);</script>
 <!-- ==============(End:NavScript)================= -->


 
  <h1 class="topictitle1">Notices and Disclaimers</h1>
 
  <div> 
	 <p> No license (express or implied, by estoppel or otherwise) to any intellectual property rights
	 is granted by this document.
	 </p>
 
	 <p> This document contains information on products, services and/or processes in development.
		All information provided here is subject to change without notice.
		Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.
	 </p>
 
	 <p> Intel technologies' features and benefits depend on system configuration
		and may require enabled hardware, software or service activation.
		Performance varies depending on system configuration.
		No product or component can be absolutely secure. Check with your system manufacturer or retailer
		or learn more at [intel.com]. 
	 </p>
 
	 <p> The products and services described may contain defects
		or errors which may cause deviations from published specifications.
		Current characterized errata are available on request.
	 </p>
 
	 <p>Intel disclaims all express and implied warranties, including without limitation,
		the implied warranties of merchantability, fitness for a particular purpose,
		and non-infringement, as well as any warranty arising from course of performance,
		course of dealing, or usage in trade.
	 </p>
 
	 <p>Intel, the Intel logo and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.
	 </p>

	<p>Microsoft, Windows, and the Windows logo are trademarks, or registered trademarks of Microsoft Corporation in the United States and/or other countries.
	 </p>

	<p>OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of The Khronos Group.
	 </p>

	<p> *Other names and brands may be claimed as the property of others.
	 </p>

	 <p> <strong>© Intel Corporation.</strong>
	 </p>
 
	 <p> 
	 
<div class="tablenoborder"><table cellpadding="4" summary="" frame="border" border="1" cellspacing="0" rules="all"> 
		   
		  <thead align="left">
			 <tr>
				<th class="cellrowborder" align="left" valign="top" width="100%" id="d1040e58">
				  <p>Optimization Notice
				  </p>

				</th>

			 </tr>
</thead>
 
		  <tbody> 
			 <tr> 
				<td class="bgcolor(#ccecff)" bgcolor="#ccecff" valign="top" width="100%" headers="d1040e58 ">
				  Intel's compilers may or may not optimize to the same degree for non-Intel
				  microprocessors for optimizations that are not unique to Intel microprocessors.
				  These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other
				  optimizations. Intel does not guarantee the availability, functionality, or
				  effectiveness of any optimization on microprocessors not manufactured by Intel.
				  Microprocessor-dependent optimizations in this product are intended for use
				  with Intel microprocessors. Certain optimizations not specific to Intel
				  microarchitecture are reserved for Intel microprocessors. Please refer to the
				  applicable product User and Reference Guides for more information regarding the
				  specific instruction sets covered by this notice. 
				  <p>Notice revision #20110804 
				  </p>

				</td>
 
			 </tr>
 
		  </tbody>
 
		</table>
</div>
 
	 </p>
 
  </div>
 

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="../main/title_main.html">Intel&reg; Threading Building Blocks</a></div>
</div>
<div></div>
</body>
</html>
