INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/NSDC/Week 1/ALU/ALU.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
