Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 10 00:48:25 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_light_control_sets_placed.rpt
| Design       : traffic_light
| Device       : xc7s75
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              61 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |             112 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------+------------------+------------------+----------------+--------------+
|  LCD_E_OBUF_BUFG |                            |                  |                2 |              3 |         1.50 |
|  LCD_E_OBUF_BUFG | O1/E[0]                    | C1/O2/rst        |                3 |              4 |         1.33 |
|  LCD_E_OBUF_BUFG | C1/O2/E[0]                 | C1/O2/rst        |                2 |              4 |         2.00 |
|  LCD_E_OBUF_BUFG | C1/O2/btn_trig_reg[0]_0[0] | C1/O2/rst        |                1 |              4 |         4.00 |
|  LCD_E_OBUF_BUFG | C1/O2/Q[3]                 | C1/O2/rst        |                2 |              5 |         2.50 |
|  LCD_E_OBUF_BUFG | C1/O2/Q[1]                 | C1/O2/rst        |                2 |              5 |         2.50 |
|  LCD_E_OBUF_BUFG | C1/O2/Q[2]                 | C1/O2/rst        |                1 |              5 |         5.00 |
|  LCD_E_OBUF_BUFG | C1/O2/Q[0]                 | C1/O2/rst        |                1 |              5 |         5.00 |
|  LCD_E_OBUF_BUFG | L1/LCD_RS_i_1_n_0          | C1/O2/rst        |                9 |             10 |         1.11 |
|  LCD_E_OBUF_BUFG | C1/cnt[12]_i_1_n_0         | C1/O2/rst        |                4 |             14 |         3.50 |
|  LCD_E_OBUF_BUFG | NORTH[3]_i_1_n_0           | C1/O2/rst        |               10 |             24 |         2.40 |
|  LCD_E_OBUF_BUFG | C1/E[0]                    | C1/O2/rst        |                8 |             32 |         4.00 |
|  LCD_E_OBUF_BUFG | O1/EM_cnt                  |                  |                8 |             32 |         4.00 |
|  LCD_E_OBUF_BUFG |                            | C1/O2/rst        |               22 |             61 |         2.77 |
+------------------+----------------------------+------------------+------------------+----------------+--------------+


