library ieee;
Use ieee.std_logic_1164.all;

entity PORT_ET is 
				Port(	A,B :in std_logic;
						c:out std_logic);

end PORT_ET;
architecture DESCRIPTION of PORT_ET is 
begin
	c <= A and B;
	
end DESCRIPTION;