module left_rotate(input clk,input reset,input [2:0] amount,input [7:0] data,input load,output reg [7:0] out);

  always @(posedge clk) begin
    if (reset)
      out <= 0;
    else if (load)
      out <= {out[2:0], data};
    else
      out <= {out[2:0], out[7:2]};
  end

endmodule