NDFramePage.OnPageTitleLoaded("SystemVerilogModule:wishbone_classic_block_ram","wishbone_classic_block_ram");NDSummary.OnSummaryLoaded("SystemVerilogModule:wishbone_classic_block_ram",[["SystemVerilog","SystemVerilog"]],[["Modules","Module"],["Variables","Variable"]],[[9,0,0,"wishbone_classic_block_ram"],[21,0,1,"c_PWR_RAM","c_PWR_RAM"],[22,0,1,"c_RAM_DEPTH","c_RAM_DEPTH"],[12,0,1,"up_rreq","up_rreq"],[13,0,1,"up_rack","up_rack"],[14,0,1,"up_raddr","up_raddr"],[15,0,1,"up_rdata","up_rdata"],[16,0,1,"up_wreq","up_wreq"],[17,0,1,"up_wack","up_wack"],[18,0,1,"up_waddr","up_waddr"],[19,0,1,"up_wdata","up_wdata"]]);