always @(posedge clk) begin
    if (reset)
        q <= 4'b0;
    else
        q <= (q + 1) % 16;
end
endmodule