#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018f61d0c7c0 .scope module, "test_div_unit" "test_div_unit" 2 1;
 .timescale 0 0;
v0000018f61d896b0_0 .net "Div0", 0 0, v0000018f61ce33e0_0;  1 drivers
v0000018f61d89110_0 .var "DivCtrl", 0 0;
v0000018f61d89250_0 .net "DivDone", 0 0, v0000018f61d146d0_0;  1 drivers
v0000018f61d892f0_0 .net "HI", 31 0, v0000018f61d14770_0;  1 drivers
v0000018f61d894d0_0 .net "LO", 31 0, v0000018f61d307e0_0;  1 drivers
v0000018f61d89430_0 .var "RegAOut", 31 0;
v0000018f61d89750_0 .var "RegBOut", 31 0;
v0000018f61d891b0_0 .var "clk", 0 0;
v0000018f61d89390_0 .var "reset", 0 0;
E_0000018f61d10450 .event anyedge, v0000018f61d146d0_0;
E_0000018f61d10210 .event anyedge, v0000018f61ce33e0_0;
S_0000018f61d09860 .scope module, "div_unit" "div" 2 17, 3 1 0, S_0000018f61d0c7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RegAOut";
    .port_info 1 /INPUT 32 "RegBOut";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "DivCtrl";
    .port_info 5 /OUTPUT 1 "DivDone";
    .port_info 6 /OUTPUT 1 "Div0";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
v0000018f61ce33e0_0 .var "Div0", 0 0;
v0000018f61d14630_0 .net "DivCtrl", 0 0, v0000018f61d89110_0;  1 drivers
v0000018f61d146d0_0 .var "DivDone", 0 0;
v0000018f61d14770_0 .var "HI", 31 0;
v0000018f61d307e0_0 .var "LO", 31 0;
v0000018f61d30880_0 .net "RegAOut", 31 0, v0000018f61d89430_0;  1 drivers
v0000018f61d30920_0 .net "RegBOut", 31 0, v0000018f61d89750_0;  1 drivers
v0000018f61d13570_0 .net "alu_greater_equal", 0 0, L_0000018f61d89610;  1 drivers
v0000018f61d13610_0 .net "alu_result", 31 0, L_0000018f61d89c50;  1 drivers
v0000018f61d136b0_0 .var "aux_A", 31 0;
v0000018f61d89890_0 .var "aux_B", 31 0;
v0000018f61d89930_0 .net "clk", 0 0, v0000018f61d891b0_0;  1 drivers
v0000018f61d899d0_0 .var "counter", 31 0;
v0000018f61d89bb0_0 .var "div_active", 0 0;
v0000018f61d89570_0 .var "init_done", 0 0;
v0000018f61d897f0_0 .net "reset", 0 0, v0000018f61d89390_0;  1 drivers
v0000018f61d89070_0 .var "sign_A", 0 0;
v0000018f61d89a70_0 .var "sign_B", 0 0;
E_0000018f61d10490 .event posedge, v0000018f61d897f0_0, v0000018f61d89930_0;
L_0000018f61d89c50 .arith/sub 32, v0000018f61d136b0_0, v0000018f61d89890_0;
L_0000018f61d89610 .cmp/ge 32, v0000018f61d136b0_0, v0000018f61d89890_0;
    .scope S_0000018f61d09860;
T_0 ;
    %wait E_0000018f61d10490;
    %load/vec4 v0000018f61d897f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f61d14770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f61d307e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d146d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61ce33e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f61d136b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f61d89890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f61d899d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018f61d14630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018f61d89570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018f61d30920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f61ce33e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018f61d14770_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018f61d307e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f61d146d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89bb0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f61d89570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f61d89bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d146d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61ce33e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f61d899d0_0, 0;
    %load/vec4 v0000018f61d30880_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000018f61d89070_0, 0;
    %load/vec4 v0000018f61d30920_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000018f61d89a70_0, 0;
    %load/vec4 v0000018f61d30880_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0000018f61d30880_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0000018f61d30880_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0000018f61d136b0_0, 0;
    %load/vec4 v0000018f61d30920_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0000018f61d30920_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0000018f61d30920_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0000018f61d89890_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000018f61d89bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0000018f61d13570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0000018f61d13610_0;
    %assign/vec4 v0000018f61d136b0_0, 0;
    %load/vec4 v0000018f61d899d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018f61d899d0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0000018f61d89070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.19, 9;
    %load/vec4 v0000018f61d89a70_0;
    %and;
T_0.19;
    %flag_set/vec4 8;
    %jmp/1 T_0.18, 8;
    %load/vec4 v0000018f61d89070_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.20, 10;
    %load/vec4 v0000018f61d89a70_0;
    %nor/r;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.18;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0000018f61d899d0_0;
    %assign/vec4 v0000018f61d307e0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0000018f61d899d0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0000018f61d307e0_0, 0;
T_0.17 ;
    %load/vec4 v0000018f61d89070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v0000018f61d136b0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0000018f61d14770_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0000018f61d136b0_0;
    %assign/vec4 v0000018f61d14770_0, 0;
T_0.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f61d146d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89570_0, 0;
T_0.15 ;
T_0.12 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d89bb0_0, 0;
    %load/vec4 v0000018f61d146d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61d146d0_0, 0;
T_0.23 ;
    %load/vec4 v0000018f61ce33e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f61ce33e0_0, 0;
T_0.25 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018f61d0c7c0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000018f61d891b0_0;
    %inv;
    %store/vec4 v0000018f61d891b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018f61d0c7c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d891b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89390_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "=== TESTE DA UNIDADE DE DIVIS\303\203O ===" {0 0 0};
    %vpi_call 2 48 "$display", "\012Teste 1: 10 / 3" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
T_2.0 ;
    %load/vec4 v0000018f61d89250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0000018f61d10450;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 55 "$display", "Resultado: LO (quociente) = %d, HI (resto) = %d", v0000018f61d894d0_0, v0000018f61d892f0_0 {0 0 0};
    %vpi_call 2 56 "$display", "Esperado: LO = 3, HI = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "\012Teste 2: Divis\303\243o por zero (5 / 0)" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
T_2.2 ;
    %load/vec4 v0000018f61d896b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.3, 6;
    %wait E_0000018f61d10210;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 2 69 "$display", "Div0 ativado: %b", v0000018f61d896b0_0 {0 0 0};
    %vpi_call 2 70 "$display", "HI = %h, LO = %h (deve ser FFFFFFFF)", v0000018f61d892f0_0, v0000018f61d894d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 76 "$display", "\012Teste 3: -10 / 3" {0 0 0};
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
T_2.4 ;
    %load/vec4 v0000018f61d89250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_0000018f61d10450;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0000018f61d894d0_0;
    %load/vec4 v0000018f61d892f0_0;
    %vpi_call 2 82 "$display", "Resultado: LO (quociente) = %d, HI (resto) = %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 83 "$display", "Esperado: LO = -3, HI = -1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "\012Teste 4: 10 / -3" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
T_2.6 ;
    %load/vec4 v0000018f61d89250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0000018f61d10450;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v0000018f61d894d0_0;
    %load/vec4 v0000018f61d892f0_0;
    %vpi_call 2 95 "$display", "Resultado: LO (quociente) = %d, HI (resto) = %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 96 "$display", "Esperado: LO = -3, HI = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 102 "$display", "\012Teste 5: -10 / -3" {0 0 0};
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
T_2.8 ;
    %load/vec4 v0000018f61d89250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.9, 6;
    %wait E_0000018f61d10450;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v0000018f61d894d0_0;
    %load/vec4 v0000018f61d892f0_0;
    %vpi_call 2 108 "$display", "Resultado: LO (quociente) = %d, HI (resto) = %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 109 "$display", "Esperado: LO = 3, HI = -1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 115 "$display", "\012Teste 6: 12 / 4 (divis\303\243o exata)" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000018f61d89430_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000018f61d89750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
T_2.10 ;
    %load/vec4 v0000018f61d89250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_0000018f61d10450;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call 2 121 "$display", "Resultado: LO (quociente) = %d, HI (resto) = %d", v0000018f61d894d0_0, v0000018f61d892f0_0 {0 0 0};
    %vpi_call 2 122 "$display", "Esperado: LO = 3, HI = 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f61d89110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 127 "$display", "\012=== TESTE CONCLU\303\215DO ===" {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000018f61d0c7c0;
T_3 ;
    %vpi_call 2 133 "$monitor", "Tempo: %0t | DivCtrl: %b | DivDone: %b | Div0: %b | A: %h | B: %h | LO: %h | HI: %h", $time, v0000018f61d89110_0, v0000018f61d89250_0, v0000018f61d896b0_0, v0000018f61d89430_0, v0000018f61d89750_0, v0000018f61d894d0_0, v0000018f61d892f0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\\Users\\mbeat\\OneDrive\\Área de Trabalho\\hard\\infrahw\\parts_made\\test\\test_div_unit.v";
    "c:\\Users\\mbeat\\OneDrive\\Área de Trabalho\\hard\\infrahw\\parts_made\\div.v";
