Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 18 20:47:49 2021
| Host         : LAPTOP-0FSA8U4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[32]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[33]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[34]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[35]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[36]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[47]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[48]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[49]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[50]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[51]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[54]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[55]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[56]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[63]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.004        0.000                      0                 9497        0.057        0.000                      0                 9481        7.000        0.000                       0                  5550  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_25/inst/clk_in1                                                                         {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25/inst/clk_in1                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             27.101        0.000                      0                 8218        0.057        0.000                      0                 8218       18.870        0.000                       0                  4972  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  
clk_50M                                                                                          13.136        0.000                      0                  124        0.255        0.000                      0                  124        9.500        0.000                       0                    91  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.773        0.000                      0                  928        0.103        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M                                                                                     clk_out1_clk_wiz_0                                                                                6.004        0.000                      0                 1271        0.974        0.000                      0                 1271  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.068        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_50M                                                                                          14.845        0.000                      0                  141        0.064        0.000                      0                  141  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.937        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               37.277        0.000                      0                   91        0.386        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.988        0.000                      0                  100        0.366        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25/inst/clk_in1
  To Clock:  clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 3.279ns (25.842%)  route 9.410ns (74.158%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.676    13.673    cpu/DataRoad/pc/base_control/branch
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.105    13.778 r  cpu/DataRoad/pc/base_control/base_addr[10]_i_1/O
                         net (fo=2, routed)           0.618    14.397    cpu/DataRoad/pc/base_control/D[10]
    SLICE_X1Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.596    41.598    cpu/DataRoad/pc/base_control/clk
    SLICE_X1Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[10]/C
                         clock pessimism              0.074    41.672    
                         clock uncertainty           -0.127    41.545    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)       -0.047    41.498    cpu/DataRoad/pc/base_control/base_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         41.498    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.119ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.680ns  (logic 3.279ns (25.860%)  route 9.401ns (74.140%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.736    13.734    cpu/DataRoad/pc/base_control/branch
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.105    13.839 r  cpu/DataRoad/pc/base_control/base_addr[9]_i_1/O
                         net (fo=2, routed)           0.549    14.388    cpu/DataRoad/pc/base_control/D[9]
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[9]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)       -0.039    41.507    cpu/DataRoad/pc/base_control/base_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.507    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 27.119    

Slack (MET) :             27.231ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.559ns  (logic 3.279ns (26.108%)  route 9.280ns (73.892%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.627    13.625    cpu/DataRoad/pc/base_control/branch
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.105    13.730 r  cpu/DataRoad/pc/base_control/base_addr[5]_i_1/O
                         net (fo=2, routed)           0.538    14.267    cpu/DataRoad/pc/base_control/D[5]
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[5]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)       -0.047    41.499    cpu/DataRoad/pc/base_control/base_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                 27.231    

Slack (MET) :             27.242ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.548ns  (logic 3.279ns (26.133%)  route 9.269ns (73.868%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.633    13.630    cpu/DataRoad/pc/base_control/branch
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.105    13.735 r  cpu/DataRoad/pc/base_control/base_addr[12]_i_1/O
                         net (fo=2, routed)           0.520    14.256    cpu/DataRoad/pc/base_control/D[12]
    SLICE_X0Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.596    41.598    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[12]/C
                         clock pessimism              0.074    41.672    
                         clock uncertainty           -0.127    41.545    
    SLICE_X0Y60          FDCE (Setup_fdce_C_D)       -0.047    41.498    cpu/DataRoad/pc/base_control/base_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         41.498    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                 27.242    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.419ns  (logic 3.279ns (26.403%)  route 9.140ns (73.597%))
  Logic Levels:           17  (CARRY4=8 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.023    13.021    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.105    13.126 r  cpu/DataRoad/IF_ID/q[63]_i_1/O
                         net (fo=64, routed)          1.001    14.127    cpu/DataRoad/IF_ID/q[63]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/IF_ID/clk
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[2]/C
                         clock pessimism              0.088    41.687    
                         clock uncertainty           -0.127    41.560    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.168    41.392    cpu/DataRoad/IF_ID/q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.392    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.419ns  (logic 3.279ns (26.403%)  route 9.140ns (73.597%))
  Logic Levels:           17  (CARRY4=8 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.023    13.021    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.105    13.126 r  cpu/DataRoad/IF_ID/q[63]_i_1/O
                         net (fo=64, routed)          1.001    14.127    cpu/DataRoad/IF_ID/q[63]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/IF_ID/clk
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[3]/C
                         clock pessimism              0.088    41.687    
                         clock uncertainty           -0.127    41.560    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.168    41.392    cpu/DataRoad/IF_ID/q_reg[3]
  -------------------------------------------------------------------
                         required time                         41.392    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.310ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 3.279ns (26.298%)  route 9.190ns (73.702%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.676    13.673    cpu/DataRoad/pc/base_control/branch
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.105    13.778 r  cpu/DataRoad/pc/base_control/base_addr[13]_i_1/O
                         net (fo=2, routed)           0.398    14.177    cpu/DataRoad/pc/base_control/D[13]
    SLICE_X1Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/pc/base_control/clk
    SLICE_X1Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[13]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)       -0.059    41.487    cpu/DataRoad/pc/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.487    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                 27.310    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/pc_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.594ns  (logic 3.384ns (26.870%)  route 9.210ns (73.130%))
  Logic Levels:           18  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.736    13.734    cpu/DataRoad/pc/base_control/branch
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.105    13.839 r  cpu/DataRoad/pc/base_control/base_addr[9]_i_1/O
                         net (fo=2, routed)           0.358    14.197    cpu/DataRoad/pc/addr[9]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.105    14.302 r  cpu/DataRoad/pc/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    14.302    cpu/DataRoad/pc/p_0_in__0[11]
    SLICE_X2Y53          FDPE                                         r  cpu/DataRoad/pc/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.598    41.600    cpu/DataRoad/pc/clk
    SLICE_X2Y53          FDPE                                         r  cpu/DataRoad/pc/pc_reg[11]/C
                         clock pessimism              0.074    41.674    
                         clock uncertainty           -0.127    41.547    
    SLICE_X2Y53          FDPE (Setup_fdpe_C_D)        0.072    41.619    cpu/DataRoad/pc/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         41.619    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 3.279ns (26.362%)  route 9.159ns (73.638%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.522    13.520    cpu/DataRoad/pc/base_control/branch
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.105    13.625 r  cpu/DataRoad/pc/base_control/base_addr[0]_i_1/O
                         net (fo=2, routed)           0.522    14.146    cpu/DataRoad/pc/base_control/D[0]
    SLICE_X0Y55          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.598    41.600    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y55          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[0]/C
                         clock pessimism              0.074    41.674    
                         clock uncertainty           -0.127    41.547    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)       -0.047    41.500    cpu/DataRoad/pc/base_control/base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.500    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 27.353    

Slack (MET) :             27.370ns  (required time - arrival time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.410ns  (logic 3.279ns (26.423%)  route 9.131ns (73.577%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.705     1.708    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.348     2.056 r  cpu/DataRoad/ID_EX/q_reg[69]/Q
                         net (fo=5, routed)           1.052     3.108    cpu/DataRoad/MEM_WR/q[99]_i_12[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.262     3.370 f  cpu/DataRoad/MEM_WR/q[99]_i_41/O
                         net (fo=1, routed)           0.491     3.861    cpu/DataRoad/MEM_WR/q[99]_i_41_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.275     4.136 r  cpu/DataRoad/MEM_WR/q[99]_i_18/O
                         net (fo=24, routed)          1.473     5.610    cpu/DataRoad/EX_MEM/q[74]_i_8
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.734 r  cpu/DataRoad/EX_MEM/q[99]_i_9/O
                         net (fo=45, routed)          1.652     7.386    cpu/DataRoad/ID_EX/q_reg[99]_1
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.267     7.653 r  cpu/DataRoad/ID_EX/q[86]_i_14/O
                         net (fo=6, routed)           0.374     8.027    cpu/DataRoad/ID_EX/q[86]_i_14_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.105     8.132 r  cpu/DataRoad/ID_EX/q[72]_i_13/O
                         net (fo=1, routed)           0.377     8.509    cpu/DataRoad/ID_EX/q[72]_i_13_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.989 r  cpu/DataRoad/ID_EX/q_reg[72]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu/DataRoad/ID_EX/q_reg[72]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.087    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.185    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.283 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.283    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.381 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.381    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.479 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.479    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.577 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.842 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    10.612    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    10.862 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    11.195    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    11.300 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    11.893    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    11.998 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.622    13.620    cpu/DataRoad/pc/base_control/branch
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.105    13.725 r  cpu/DataRoad/pc/base_control/base_addr[4]_i_1/O
                         net (fo=2, routed)           0.393    14.118    cpu/DataRoad/pc/base_control/D[4]
    SLICE_X0Y52          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.598    41.600    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y52          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[4]/C
                         clock pessimism              0.074    41.674    
                         clock uncertainty           -0.127    41.547    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)       -0.059    41.488    cpu/DataRoad/pc/base_control/base_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.488    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                 27.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][171]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.766     0.768    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y44          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     0.932 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][171]/Q
                         net (fo=1, routed)           0.103     1.034    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X0Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.083     1.085    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.822    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     0.977    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.767     0.769    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y49          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     0.933 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=1, routed)           0.103     1.036    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.084     1.086    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.823    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     0.978    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.204ns (46.560%)  route 0.234ns (53.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.727     0.729    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.933 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.234     1.167    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[193]_0[90]
    SLICE_X8Y48          FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.046     1.048    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X8Y48          FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]/C
                         clock pessimism             -0.008     1.039    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.060     1.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.204ns (45.903%)  route 0.240ns (54.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.727     0.729    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     0.933 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.240     1.174    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[193]_0[92]
    SLICE_X8Y47          FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.046     1.048    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X8Y47          FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]/C
                         clock pessimism             -0.008     1.039    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.053     1.092    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.383%)  route 0.266ns (56.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.727     0.729    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.204     0.933 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           0.266     1.199    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[193]_0[115]
    SLICE_X8Y46          FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.045     1.047    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X8Y46          FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[115]/C
                         clock pessimism             -0.008     1.038    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.076     1.114    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.098%)  route 0.134ns (44.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.762     0.764    u_ila_0/inst/ila_core_inst/out
    SLICE_X22Y42         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.164     0.928 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][8]/Q
                         net (fo=1, routed)           0.134     1.061    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIPADIP[0]
    RAMB18_X1Y16         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.081     1.083    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.819    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     0.974    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.679     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.110     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X36Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.954     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.696    
    SLICE_X36Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.835%)  route 0.366ns (72.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.767     0.769    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X13Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=6, routed)           0.366     1.275    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X0Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.008     1.010    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X0Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.008     1.002    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.185    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.110%)  route 0.163ns (49.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.767     0.769    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     0.933 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][59]/Q
                         net (fo=1, routed)           0.163     1.096    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.084     1.086    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.845    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.000    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.456%)  route 0.105ns (41.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.767     0.769    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y49          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     0.917 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][68]/Q
                         net (fo=1, routed)           0.105     1.022    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[13]
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.084     1.086    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.823    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.102     0.925    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y9      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y9      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y10     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y10     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X1Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB18_X1Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       13.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.854ns (12.954%)  route 5.739ns (87.046%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.730ns = ( 24.730 - 20.000 ) 
    Source Clock Delay      (SCD):    5.008ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.398     5.406 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.764     6.170    cpu/DataRoad/MEM_WR/DataOut[8]
    SLICE_X2Y79          LUT6 (Prop_lut6_I1_O)        0.232     6.402 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=1, routed)           0.669     7.071    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_24/O
                         net (fo=35, routed)          1.951     9.127    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.119     9.246 r  cpu/DataRoad/EX_MEM/ext_datain[8]_i_1/O
                         net (fo=2, routed)           2.354    11.601    cpu/DataRoad/mem/ext_control/D[8]
    SLICE_X1Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    24.730    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/C
                         clock pessimism              0.250    24.981    
                         clock uncertainty           -0.035    24.945    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)       -0.209    24.736    cpu/DataRoad/mem/ext_control/ext_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.704ns (11.035%)  route 5.675ns (88.965%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.701     5.003    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.379     5.382 r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q
                         net (fo=2, routed)           0.790     6.172    cpu/DataRoad/MEM_WR/DataOut[29]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.105     6.277 r  cpu/DataRoad/MEM_WR/regs_i_34/O
                         net (fo=1, routed)           0.851     7.128    cpu/DataRoad/MEM_WR/regs_i_34_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.105     7.233 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=35, routed)          1.192     8.425    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.115     8.540 r  cpu/DataRoad/EX_MEM/ext_datain[29]_i_1/O
                         net (fo=2, routed)           2.842    11.382    cpu/DataRoad/mem/ext_control/D[29]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.236    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)       -0.198    24.734    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.517ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.705ns (11.360%)  route 5.501ns (88.640%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.702     5.004    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y79          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.379     5.383 r  cpu/DataRoad/mem/ext_control/dataout_reg[25]/Q
                         net (fo=2, routed)           0.741     6.123    cpu/DataRoad/MEM_WR/DataOut[25]
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.105     6.228 r  cpu/DataRoad/MEM_WR/regs_i_38/O
                         net (fo=1, routed)           0.893     7.122    cpu/DataRoad/MEM_WR/regs_i_38_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.105     7.227 r  cpu/DataRoad/MEM_WR/regs_i_7/O
                         net (fo=35, routed)          1.315     8.542    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.116     8.658 r  cpu/DataRoad/EX_MEM/ext_datain[25]_i_1/O
                         net (fo=2, routed)           2.552    11.210    cpu/DataRoad/mem/ext_control/D[25]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.250    24.982    
                         clock uncertainty           -0.035    24.946    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)       -0.220    24.726    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.726    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 13.517    

Slack (MET) :             13.645ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.694ns (11.424%)  route 5.381ns (88.576%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 24.732 - 20.000 ) 
    Source Clock Delay      (SCD):    5.008ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X7Y83          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.379     5.387 r  cpu/DataRoad/mem/ext_control/dataout_reg[15]/Q
                         net (fo=1, routed)           0.816     6.202    cpu/DataRoad/MEM_WR/DataOut[15]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.105     6.307 r  cpu/DataRoad/MEM_WR/regs_i_48/O
                         net (fo=1, routed)           0.748     7.056    cpu/DataRoad/MEM_WR/regs_i_48_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I4_O)        0.105     7.161 r  cpu/DataRoad/MEM_WR/regs_i_17/O
                         net (fo=35, routed)          1.157     8.318    cpu/DataRoad/EX_MEM/last_before_last_alu_result[14]
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.105     8.423 r  cpu/DataRoad/EX_MEM/ext_datain[15]_i_1/O
                         net (fo=2, routed)           2.660    11.083    cpu/DataRoad/mem/ext_control/D[15]
    SLICE_X1Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.593    24.732    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.236    24.969    
                         clock uncertainty           -0.035    24.933    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)       -0.206    24.727    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                 13.645    

Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.810ns (13.555%)  route 5.166ns (86.445%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     4.939    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X9Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.348     5.287 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.959     6.245    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.242     6.487 r  cpu/DataRoad/MEM_WR/regs_i_40/O
                         net (fo=1, routed)           0.457     6.944    cpu/DataRoad/MEM_WR/regs_i_40_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.105     7.049 r  cpu/DataRoad/MEM_WR/regs_i_9/O
                         net (fo=35, routed)          1.380     8.429    cpu/DataRoad/EX_MEM/last_before_last_alu_result[22]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.115     8.544 r  cpu/DataRoad/EX_MEM/ext_datain[23]_i_1/O
                         net (fo=2, routed)           2.370    10.914    cpu/DataRoad/mem/ext_control/D[23]
    SLICE_X3Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X3Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/C
                         clock pessimism              0.236    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)       -0.201    24.731    cpu/DataRoad/mem/ext_control/ext_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         24.731    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             13.836ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.704ns (11.853%)  route 5.236ns (88.147%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     4.939    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X9Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.379     5.318 r  cpu/DataRoad/mem/ext_control/dataout_reg[22]/Q
                         net (fo=1, routed)           0.809     6.127    cpu/DataRoad/MEM_WR/DataOut[22]
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.105     6.232 r  cpu/DataRoad/MEM_WR/regs_i_41/O
                         net (fo=1, routed)           0.808     7.040    cpu/DataRoad/MEM_WR/regs_i_41_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I4_O)        0.105     7.145 r  cpu/DataRoad/MEM_WR/regs_i_10/O
                         net (fo=35, routed)          1.242     8.387    cpu/DataRoad/EX_MEM/last_before_last_alu_result[21]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.115     8.502 r  cpu/DataRoad/EX_MEM/ext_datain[22]_i_1/O
                         net (fo=2, routed)           2.377    10.878    cpu/DataRoad/mem/ext_control/D[22]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.236    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)       -0.218    24.714    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         24.714    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                 13.836    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.862ns (14.626%)  route 5.031ns (85.374%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    5.008ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.398     5.406 r  cpu/DataRoad/mem/ext_control/dataout_reg[9]/Q
                         net (fo=1, routed)           0.639     6.044    cpu/DataRoad/MEM_WR/DataOut[9]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.235     6.279 r  cpu/DataRoad/MEM_WR/regs_i_54/O
                         net (fo=1, routed)           0.602     6.882    cpu/DataRoad/MEM_WR/regs_i_54_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.105     6.987 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          1.633     8.620    cpu/DataRoad/EX_MEM/last_before_last_alu_result[8]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     8.744 r  cpu/DataRoad/EX_MEM/ext_datain[9]_i_1/O
                         net (fo=2, routed)           2.158    10.901    cpu/DataRoad/mem/ext_control/D[9]
    SLICE_X1Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.250    24.982    
                         clock uncertainty           -0.035    24.946    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.204    24.742    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         24.742    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.862ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.708ns (12.032%)  route 5.176ns (87.968%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 24.727 - 20.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.002    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y77          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.379     5.381 r  cpu/DataRoad/mem/ext_control/dataout_reg[27]/Q
                         net (fo=2, routed)           0.675     6.056    cpu/DataRoad/MEM_WR/DataOut[27]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.161 r  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=1, routed)           0.738     6.899    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.105     7.004 r  cpu/DataRoad/MEM_WR/regs_i_29/O
                         net (fo=36, routed)          1.490     8.494    cpu/DataRoad/EX_MEM/last_before_last_alu_result[2]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.119     8.613 r  cpu/DataRoad/EX_MEM/ext_datain[3]_i_1/O
                         net (fo=2, routed)           2.273    10.886    cpu/DataRoad/mem/ext_control/D[3]
    SLICE_X3Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.588    24.727    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X3Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/C
                         clock pessimism              0.250    24.978    
                         clock uncertainty           -0.035    24.942    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.194    24.748    cpu/DataRoad/mem/ext_control/ext_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 13.862    

Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.704ns (12.066%)  route 5.131ns (87.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 24.726 - 20.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     4.939    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X9Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.379     5.318 r  cpu/DataRoad/mem/ext_control/dataout_reg[17]/Q
                         net (fo=1, routed)           0.705     6.023    cpu/DataRoad/MEM_WR/DataOut[17]
    SLICE_X11Y84         LUT6 (Prop_lut6_I1_O)        0.105     6.128 r  cpu/DataRoad/MEM_WR/regs_i_46/O
                         net (fo=1, routed)           0.457     6.584    cpu/DataRoad/MEM_WR/regs_i_46_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I4_O)        0.105     6.689 r  cpu/DataRoad/MEM_WR/regs_i_15/O
                         net (fo=35, routed)          1.569     8.258    cpu/DataRoad/EX_MEM/last_before_last_alu_result[16]
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.115     8.373 r  cpu/DataRoad/EX_MEM/ext_datain[17]_i_1/O
                         net (fo=2, routed)           2.400    10.773    cpu/DataRoad/mem/ext_control/D[17]
    SLICE_X5Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.587    24.726    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.236    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)       -0.206    24.721    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 13.948    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 0.714ns (12.341%)  route 5.071ns (87.659%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns = ( 24.729 - 20.000 ) 
    Source Clock Delay      (SCD):    5.008ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X7Y83          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.379     5.387 r  cpu/DataRoad/mem/ext_control/dataout_reg[19]/Q
                         net (fo=1, routed)           0.535     5.922    cpu/DataRoad/MEM_WR/DataOut[19]
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.105     6.027 r  cpu/DataRoad/MEM_WR/regs_i_44/O
                         net (fo=1, routed)           0.740     6.766    cpu/DataRoad/MEM_WR/regs_i_44_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.871 r  cpu/DataRoad/MEM_WR/regs_i_13/O
                         net (fo=35, routed)          1.519     8.390    cpu/DataRoad/EX_MEM/last_before_last_alu_result[18]
    SLICE_X10Y81         LUT3 (Prop_lut3_I0_O)        0.125     8.515 r  cpu/DataRoad/EX_MEM/ext_datain[19]_i_1/O
                         net (fo=2, routed)           2.278    10.793    cpu/DataRoad/mem/ext_control/D[19]
    SLICE_X4Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.590    24.729    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X4Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/C
                         clock pessimism              0.250    24.980    
                         clock uncertainty           -0.035    24.944    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.201    24.743    cpu/DataRoad/mem/ext_control/ext_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         24.743    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 13.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.317%)  route 0.156ns (40.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.128     1.787 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.156     1.943    cpu/DataRoad/mem/ext_control/state[1]
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.099     2.042 r  cpu/DataRoad/mem/ext_control/ext_oe_i_2/O
                         net (fo=1, routed)           0.000     2.042    cpu/DataRoad/mem/ext_control/ext_oe_i_2_n_0
    SLICE_X1Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.488     1.695    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.092     1.787    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/data_z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.446%)  route 0.204ns (52.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.204     2.004    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X0Y75          LUT5 (Prop_lut5_I2_O)        0.043     2.047 r  cpu/DataRoad/mem/ext_control/data_z_i_1/O
                         net (fo=1, routed)           0.000     2.047    cpu/DataRoad/mem/ext_control/data_z_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/C
                         clock pessimism             -0.524     1.659    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.107     1.766    cpu/DataRoad/mem/ext_control/data_z_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.681%)  route 0.209ns (53.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.209     2.009    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.042     2.051 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.051    cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.524     1.659    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.107     1.766    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.715%)  route 0.204ns (52.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.204     2.004    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.049    cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.524     1.659    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.092     1.751    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.086%)  route 0.209ns (52.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.209     2.009    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.045     2.054 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.054    cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.524     1.659    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.091     1.750    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.212%)  route 0.257ns (66.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.128     1.787 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.257     2.045    cpu/DataRoad/mem/ext_control/state[1]
    SLICE_X0Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.488     1.695    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.016     1.711    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.187ns (29.961%)  route 0.437ns (70.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.265     2.065    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.046     2.111 r  cpu/DataRoad/mem/ext_control/ext_we_i_1/O
                         net (fo=1, routed)           0.172     2.283    cpu/DataRoad/mem/ext_control/ext_we_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.488     1.695    
    SLICE_X0Y74          FDRE (Hold_fdre_C_CE)       -0.101     1.594    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.503%)  route 0.877ns (82.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.265     2.065    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X1Y74          LUT4 (Prop_lut4_I3_O)        0.045     2.110 r  cpu/DataRoad/mem/ext_control/ext_oe_i_1/O
                         net (fo=1, routed)           0.612     2.722    cpu/DataRoad/mem/ext_control/ext_oe_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.986     2.183    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y74          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.488     1.695    
    SLICE_X1Y74          FDRE (Hold_fdre_C_CE)       -0.039     1.656    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.190ns (19.447%)  route 0.787ns (80.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.129     1.929    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.049     1.978 r  cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1/O
                         net (fo=20, routed)          0.658     2.636    cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.987     2.184    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y76          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[0]/C
                         clock pessimism             -0.511     1.673    
    SLICE_X0Y76          FDRE (Hold_fdre_C_CE)       -0.106     1.567    cpu/DataRoad/mem/ext_control/ext_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.190ns (19.447%)  route 0.787ns (80.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.712     1.659    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y75          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.800 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.129     1.929    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.049     1.978 r  cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1/O
                         net (fo=20, routed)          0.658     2.636    cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.987     2.184    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y76          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[15]/C
                         clock pessimism             -0.511     1.673    
    SLICE_X0Y76          FDRE (Hold_fdre_C_CE)       -0.106     1.567    cpu/DataRoad/mem/ext_control/ext_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y75     cpu/DataRoad/mem/ext_control/data_z_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y77     cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y82     cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y82     cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y79     cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y80     cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y86     cpu/DataRoad/mem/ext_control/ext_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y86     cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y86     cpu/DataRoad/mem/ext_control/ext_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y86     cpu/DataRoad/mem/ext_control/ext_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y86     cpu/DataRoad/mem/ext_control/ext_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/data_z_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y81     cpu/DataRoad/mem/ext_control/dataout_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75     cpu/DataRoad/mem/ext_control/data_z_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y77     cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y82     cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y82     cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y80     cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83     cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83     cpu/DataRoad/mem/ext_control/dataout_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.798ns (29.002%)  route 4.402ns (70.998%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.801    10.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I2_O)        0.275    10.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.436    37.280    
                         clock uncertainty           -0.035    37.245    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)        0.032    37.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                 26.773    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.798ns (29.443%)  route 4.309ns (70.557%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.709    10.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.275    10.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.434    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.033    37.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.276    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             27.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.798ns (30.230%)  route 4.150ns (69.770%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.550     9.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y86         LUT3 (Prop_lut3_I1_O)        0.275    10.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.434    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)        0.032    37.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.276    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 27.024    

Slack (MET) :             27.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.798ns (30.450%)  route 4.107ns (69.550%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.507     9.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.275    10.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.434    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.032    37.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 27.066    

Slack (MET) :             27.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.798ns (31.206%)  route 3.964ns (68.794%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.364     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y86         LUT3 (Prop_lut3_I1_O)        0.275    10.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.434    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)        0.030    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 27.208    

Slack (MET) :             27.290ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 1.798ns (31.662%)  route 3.881ns (68.338%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.281     9.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.275     9.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.434    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.030    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 27.290    

Slack (MET) :             27.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.798ns (31.679%)  route 3.878ns (68.321%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.115     9.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.278     9.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.275     9.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.434    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.032    37.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 27.295    

Slack (MET) :             27.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 1.618ns (30.323%)  route 3.718ns (69.677%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.072     9.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.105     9.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.116     9.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.105     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.460    37.304    
                         clock uncertainty           -0.035    37.269    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.030    37.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 27.659    

Slack (MET) :             27.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.618ns (31.423%)  route 3.531ns (68.577%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.868     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.252     6.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.663     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.264     7.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.879     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     9.227 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.122     9.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     9.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.436    37.280    
                         clock uncertainty           -0.035    37.245    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)        0.030    37.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 27.821    

Slack (MET) :             28.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.800ns (18.312%)  route 3.569ns (81.688%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 36.836 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.013     6.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.242     6.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.791     7.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y81         LUT4 (Prop_lut4_I1_O)        0.105     7.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.340     8.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I4_O)        0.105     8.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.424     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.505    36.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.418    37.254    
                         clock uncertainty           -0.035    37.219    
    SLICE_X38Y81         FDRE (Setup_fdre_C_R)       -0.352    36.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.867    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 28.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.123     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X40Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.445     2.124    
    SLICE_X40Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.123     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X40Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X40Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.448     2.120    
    SLICE_X40Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.649     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.141     2.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.459     2.076    
    SLICE_X45Y62         FDCE (Hold_fdce_C_D)         0.076     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.672     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X33Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.945     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.458     2.099    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.076     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.676     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.950     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.459     2.103    
    SLICE_X41Y67         FDCE (Hold_fdce_C_D)         0.075     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.649     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.141     2.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.459     2.076    
    SLICE_X45Y62         FDCE (Hold_fdce_C_D)         0.075     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.649     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X43Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141     2.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X43Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X43Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.459     2.076    
    SLICE_X43Y62         FDCE (Hold_fdce_C_D)         0.075     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.674     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     2.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X39Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.948     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.459     2.101    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.075     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X35Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                         clock pessimism             -0.460     2.108    
    SLICE_X35Y63         FDRE (Hold_fdre_C_D)         0.071     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.676     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.950     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.459     2.103    
    SLICE_X41Y67         FDCE (Hold_fdce_C_D)         0.071     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X40Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.252ns  (logic 2.909ns (28.374%)  route 7.343ns (71.626%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.676    34.537    cpu/DataRoad/pc/base_control/branch
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.105    34.642 r  cpu/DataRoad/pc/base_control/base_addr[10]_i_1/O
                         net (fo=2, routed)           0.618    35.260    cpu/DataRoad/pc/base_control/D[10]
    SLICE_X1Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.596    41.598    cpu/DataRoad/pc/base_control/clk
    SLICE_X1Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[10]/C
                         clock pessimism              0.000    41.598    
                         clock uncertainty           -0.287    41.311    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)       -0.047    41.264    cpu/DataRoad/pc/base_control/base_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -35.260    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.244ns  (logic 2.909ns (28.398%)  route 7.335ns (71.602%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.736    34.597    cpu/DataRoad/pc/base_control/branch
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.105    34.702 r  cpu/DataRoad/pc/base_control/base_addr[9]_i_1/O
                         net (fo=2, routed)           0.549    35.251    cpu/DataRoad/pc/base_control/D[9]
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[9]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)       -0.039    41.273    cpu/DataRoad/pc/base_control/base_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                         -35.251    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.123ns  (logic 2.909ns (28.736%)  route 7.214ns (71.264%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.627    34.488    cpu/DataRoad/pc/base_control/branch
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.105    34.593 r  cpu/DataRoad/pc/base_control/base_addr[5]_i_1/O
                         net (fo=2, routed)           0.538    35.131    cpu/DataRoad/pc/base_control/D[5]
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[5]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)       -0.047    41.265    cpu/DataRoad/pc/base_control/base_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                         -35.131    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.111ns  (logic 2.909ns (28.770%)  route 7.202ns (71.230%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.633    34.494    cpu/DataRoad/pc/base_control/branch
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.105    34.599 r  cpu/DataRoad/pc/base_control/base_addr[12]_i_1/O
                         net (fo=2, routed)           0.520    35.119    cpu/DataRoad/pc/base_control/D[12]
    SLICE_X0Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.596    41.598    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y60          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[12]/C
                         clock pessimism              0.000    41.598    
                         clock uncertainty           -0.287    41.311    
    SLICE_X0Y60          FDCE (Setup_fdce_C_D)       -0.047    41.264    cpu/DataRoad/pc/base_control/base_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -35.119    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        9.983ns  (logic 2.909ns (29.140%)  route 7.074ns (70.860%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.023    33.884    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.105    33.989 r  cpu/DataRoad/IF_ID/q[63]_i_1/O
                         net (fo=64, routed)          1.001    34.991    cpu/DataRoad/IF_ID/q[63]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/IF_ID/clk
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[2]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.168    41.144    cpu/DataRoad/IF_ID/q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.144    
                         arrival time                         -34.991    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        9.983ns  (logic 2.909ns (29.140%)  route 7.074ns (70.860%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.023    33.884    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.105    33.989 r  cpu/DataRoad/IF_ID/q[63]_i_1/O
                         net (fo=64, routed)          1.001    34.991    cpu/DataRoad/IF_ID/q[63]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/IF_ID/clk
    SLICE_X7Y51          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[3]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.168    41.144    cpu/DataRoad/IF_ID/q_reg[3]
  -------------------------------------------------------------------
                         required time                         41.144    
                         arrival time                         -34.991    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.032ns  (logic 2.909ns (28.996%)  route 7.123ns (71.004%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.676    34.537    cpu/DataRoad/pc/base_control/branch
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.105    34.642 r  cpu/DataRoad/pc/base_control/base_addr[13]_i_1/O
                         net (fo=2, routed)           0.398    35.040    cpu/DataRoad/pc/base_control/D[13]
    SLICE_X1Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.597    41.599    cpu/DataRoad/pc/base_control/clk
    SLICE_X1Y58          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[13]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)       -0.059    41.253    cpu/DataRoad/pc/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -35.040    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/pc_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.158ns  (logic 3.014ns (29.672%)  route 7.144ns (70.328%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.736    34.597    cpu/DataRoad/pc/base_control/branch
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.105    34.702 r  cpu/DataRoad/pc/base_control/base_addr[9]_i_1/O
                         net (fo=2, routed)           0.358    35.060    cpu/DataRoad/pc/addr[9]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.105    35.165 r  cpu/DataRoad/pc/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    35.165    cpu/DataRoad/pc/p_0_in__0[11]
    SLICE_X2Y53          FDPE                                         r  cpu/DataRoad/pc/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.598    41.600    cpu/DataRoad/pc/clk
    SLICE_X2Y53          FDPE                                         r  cpu/DataRoad/pc/pc_reg[11]/C
                         clock pessimism              0.000    41.600    
                         clock uncertainty           -0.287    41.313    
    SLICE_X2Y53          FDPE (Setup_fdpe_C_D)        0.072    41.385    cpu/DataRoad/pc/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                         -35.165    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.002ns  (logic 2.909ns (29.084%)  route 7.093ns (70.916%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.522    34.383    cpu/DataRoad/pc/base_control/branch
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.105    34.488 r  cpu/DataRoad/pc/base_control/base_addr[0]_i_1/O
                         net (fo=2, routed)           0.522    35.010    cpu/DataRoad/pc/base_control/D[0]
    SLICE_X0Y55          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.598    41.600    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y55          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[0]/C
                         clock pessimism              0.000    41.600    
                         clock uncertainty           -0.287    41.313    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)       -0.047    41.266    cpu/DataRoad/pc/base_control/base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.266    
                         arrival time                         -35.010    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/pc/base_control/base_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        9.973ns  (logic 2.909ns (29.168%)  route 7.064ns (70.832%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    5.008ns = ( 25.008 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706    25.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433    25.441 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.414    25.855    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.105    25.960 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.723    26.683    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.105    26.788 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=36, routed)          0.806    27.594    cpu/DataRoad/EX_MEM/last_before_last_alu_result[3]
    SLICE_X5Y79          LUT4 (Prop_lut4_I1_O)        0.126    27.720 r  cpu/DataRoad/EX_MEM/q[92]_i_23/O
                         net (fo=2, routed)           0.616    28.336    cpu/DataRoad/ID_EX/branch_real_inferred_i_25_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.275    28.611 r  cpu/DataRoad/ID_EX/q[92]_i_14/O
                         net (fo=75, routed)          0.794    29.405    cpu/DataRoad/alu/add/branch_real_inferred_i_9
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.105    29.510 r  cpu/DataRoad/alu/add/branch_real_inferred_i_25/O
                         net (fo=1, routed)           0.000    29.510    cpu/DataRoad/ID_EX/branch_real_inferred_i_4[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.950 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.950    cpu/DataRoad/ID_EX/branch_real_inferred_i_9_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.048 r  cpu/DataRoad/ID_EX/q_reg[80]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.048    cpu/DataRoad/ID_EX/q_reg[80]_i_6_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.146 r  cpu/DataRoad/ID_EX/q_reg[85]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.146    cpu/DataRoad/ID_EX/q_reg[85]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.244 r  cpu/DataRoad/ID_EX/q_reg[91]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.244    cpu/DataRoad/ID_EX/q_reg[91]_i_26_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.342 r  cpu/DataRoad/ID_EX/q_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.342    cpu/DataRoad/ID_EX/q_reg[91]_i_15_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.440 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.440    cpu/DataRoad/ID_EX/branch_real_inferred_i_7_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.705 f  cpu/DataRoad/ID_EX/q_reg[99]_i_15/O[1]
                         net (fo=2, routed)           0.771    31.476    cpu/DataRoad/ID_EX_n_149
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.250    31.726 f  cpu/DataRoad/branch_real_inferred_i_8/O
                         net (fo=1, routed)           0.333    32.059    cpu/DataRoad/branch_real_inferred_i_8_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.105    32.164 r  cpu/DataRoad/branch_real_inferred_i_3/O
                         net (fo=1, routed)           0.593    32.756    cpu/DataRoad/ID_EX/base_addr_reg[0]_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.105    32.861 r  cpu/DataRoad/ID_EX/branch_real_inferred_i_1/O
                         net (fo=99, routed)          1.622    34.483    cpu/DataRoad/pc/base_control/branch
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.105    34.588 r  cpu/DataRoad/pc/base_control/base_addr[4]_i_1/O
                         net (fo=2, routed)           0.393    34.981    cpu/DataRoad/pc/base_control/D[4]
    SLICE_X0Y52          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.598    41.600    cpu/DataRoad/pc/base_control/clk
    SLICE_X0Y52          FDCE                                         r  cpu/DataRoad/pc/base_control/base_addr_reg[4]/C
                         clock pessimism              0.000    41.600    
                         clock uncertainty           -0.287    41.313    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)       -0.059    41.254    cpu/DataRoad/pc/base_control/base_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.254    
                         arrival time                         -34.981    
  -------------------------------------------------------------------
                         slack                                  6.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.401%)  route 0.469ns (71.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q
                         net (fo=2, routed)           0.169     1.972    cpu/DataRoad/MEM_WR/DataOut[29]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=36, routed)          0.300     2.317    cpu/DataRoad/regs/busW[5]
    SLICE_X1Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.989     0.991    cpu/DataRoad/regs/clk
    SLICE_X1Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[1][5]/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.287     1.277    
    SLICE_X1Y70          FDCE (Hold_fdce_C_D)         0.066     1.343    cpu/DataRoad/regs/Registers_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.401%)  route 0.469ns (71.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q
                         net (fo=2, routed)           0.169     1.972    cpu/DataRoad/MEM_WR/DataOut[29]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=36, routed)          0.300     2.317    cpu/DataRoad/regs/busW[5]
    SLICE_X0Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.989     0.991    cpu/DataRoad/regs/clk
    SLICE_X0Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[4][5]/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.287     1.277    
    SLICE_X0Y70          FDCE (Hold_fdce_C_D)         0.066     1.343    cpu/DataRoad/regs/Registers_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[28][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.230%)  route 0.523ns (73.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q
                         net (fo=2, routed)           0.169     1.972    cpu/DataRoad/MEM_WR/DataOut[29]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=36, routed)          0.354     2.371    cpu/DataRoad/regs/busW[5]
    SLICE_X5Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.987     0.989    cpu/DataRoad/regs/clk
    SLICE_X5Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[28][5]/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.287     1.275    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.047     1.322    cpu/DataRoad/regs/Registers_reg[28][5]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[24][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.212%)  route 0.552ns (74.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[3]/Q
                         net (fo=1, routed)           0.212     2.015    cpu/DataRoad/MEM_WR/DataOut[3]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.060 r  cpu/DataRoad/MEM_WR/regs_i_29/O
                         net (fo=36, routed)          0.340     2.400    cpu/DataRoad/regs/busW[3]
    SLICE_X5Y71          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[24][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.986     0.988    cpu/DataRoad/regs/clk
    SLICE_X5Y71          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[24][3]/C
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.287     1.274    
    SLICE_X5Y71          FDCE (Hold_fdce_C_D)         0.072     1.346    cpu/DataRoad/regs/Registers_reg[24][3]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.714%)  route 0.567ns (75.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q
                         net (fo=2, routed)           0.169     1.972    cpu/DataRoad/MEM_WR/DataOut[29]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=36, routed)          0.398     2.415    cpu/DataRoad/regs/busW[5]
    SLICE_X3Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.989     0.991    cpu/DataRoad/regs/clk
    SLICE_X3Y70          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[6][5]/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.287     1.277    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.072     1.349    cpu/DataRoad/regs/Registers_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[27][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.532%)  route 0.572ns (75.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.717     1.664    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q
                         net (fo=1, routed)           0.208     2.014    cpu/DataRoad/MEM_WR/DataOut[2]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.059 r  cpu/DataRoad/MEM_WR/regs_i_30/O
                         net (fo=36, routed)          0.364     2.422    cpu/DataRoad/regs/busW[2]
    SLICE_X3Y75          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[27][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.984     0.986    cpu/DataRoad/regs/clk
    SLICE_X3Y75          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[27][2]/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.287     1.272    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.070     1.342    cpu/DataRoad/regs/Registers_reg[27][2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[26][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.258%)  route 0.581ns (75.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.717     1.664    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q
                         net (fo=1, routed)           0.208     2.014    cpu/DataRoad/MEM_WR/DataOut[2]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.059 r  cpu/DataRoad/MEM_WR/regs_i_30/O
                         net (fo=36, routed)          0.372     2.431    cpu/DataRoad/regs/busW[2]
    SLICE_X5Y75          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.982     0.984    cpu/DataRoad/regs/clk
    SLICE_X5Y75          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[26][2]/C
                         clock pessimism              0.000     0.984    
                         clock uncertainty            0.287     1.270    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.070     1.340    cpu/DataRoad/regs/Registers_reg[26][2]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[29][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.532%)  route 0.572ns (75.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.717     1.664    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q
                         net (fo=1, routed)           0.208     2.014    cpu/DataRoad/MEM_WR/DataOut[2]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.059 r  cpu/DataRoad/MEM_WR/regs_i_30/O
                         net (fo=36, routed)          0.364     2.422    cpu/DataRoad/regs/busW[2]
    SLICE_X2Y75          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.984     0.986    cpu/DataRoad/regs/clk
    SLICE_X2Y75          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[29][2]/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.287     1.272    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.059     1.331    cpu/DataRoad/regs/Registers_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[22][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.155%)  route 0.617ns (76.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[3]/Q
                         net (fo=1, routed)           0.212     2.015    cpu/DataRoad/MEM_WR/DataOut[3]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.060 r  cpu/DataRoad/MEM_WR/regs_i_29/O
                         net (fo=36, routed)          0.406     2.466    cpu/DataRoad/regs/busW[3]
    SLICE_X1Y72          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[22][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.987     0.989    cpu/DataRoad/regs/clk
    SLICE_X1Y72          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[22][3]/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.287     1.275    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.070     1.345    cpu/DataRoad/regs/Registers_reg[22][3]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[30][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.237%)  route 0.614ns (76.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.715     1.662    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  cpu/DataRoad/mem/ext_control/dataout_reg[3]/Q
                         net (fo=1, routed)           0.212     2.015    cpu/DataRoad/MEM_WR/DataOut[3]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.060 r  cpu/DataRoad/MEM_WR/regs_i_29/O
                         net (fo=36, routed)          0.403     2.463    cpu/DataRoad/regs/busW[3]
    SLICE_X4Y71          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.986     0.988    cpu/DataRoad/regs/clk
    SLICE_X4Y71          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[30][3]/C
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.287     1.274    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.066     1.340    cpu/DataRoad/regs/Registers_reg[30][3]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.122    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.068ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.859ns  (logic 0.433ns (50.423%)  route 0.426ns (49.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y67         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.426     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 32.068    

Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.568%)  route 0.359ns (47.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y62         FDCE (Setup_fdce_C_D)       -0.159    32.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.878ns  (logic 0.433ns (49.295%)  route 0.445ns (50.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.445     0.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 32.089    

Slack (MET) :             32.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.859ns  (logic 0.379ns (44.100%)  route 0.480ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.480     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y62         FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 32.110    

Slack (MET) :             32.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.812ns  (logic 0.379ns (46.686%)  route 0.433ns (53.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.433     0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                 32.115    

Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.797ns  (logic 0.379ns (47.564%)  route 0.418ns (52.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.418     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 32.128    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.814ns  (logic 0.379ns (46.545%)  route 0.435ns (53.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.435     0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y67         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.779ns  (logic 0.433ns (55.554%)  route 0.346ns (44.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.346     0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y62         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                 32.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       14.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.845ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 0.758ns (9.856%)  route 6.933ns (90.144%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 24.726 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.695     1.698    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X2Y76          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.433     2.131 r  cpu/DataRoad/MEM_WR/q_reg[69]/Q
                         net (fo=63, routed)          2.507     4.638    cpu/DataRoad/MEM_WR/WR_Out[69]
    SLICE_X11Y84         LUT6 (Prop_lut6_I3_O)        0.105     4.743 r  cpu/DataRoad/MEM_WR/regs_i_46/O
                         net (fo=1, routed)           0.457     5.200    cpu/DataRoad/MEM_WR/regs_i_46_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I4_O)        0.105     5.305 r  cpu/DataRoad/MEM_WR/regs_i_15/O
                         net (fo=35, routed)          1.569     6.874    cpu/DataRoad/EX_MEM/last_before_last_alu_result[16]
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.115     6.989 r  cpu/DataRoad/EX_MEM/ext_datain[17]_i_1/O
                         net (fo=2, routed)           2.400     9.389    cpu/DataRoad/mem/ext_control/D[17]
    SLICE_X5Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.587    24.726    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.000    24.726    
                         clock uncertainty           -0.287    24.440    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)       -0.206    24.234    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.234    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                 14.845    

Slack (MET) :             14.862ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 0.705ns (9.199%)  route 6.959ns (90.801%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.696     1.699    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X5Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.379     2.078 f  cpu/DataRoad/EX_MEM/q_reg[108]/Q
                         net (fo=62, routed)          2.199     4.277    cpu/DataRoad/MEM_WR/Registers_reg[1][1][39]
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.105     4.382 r  cpu/DataRoad/MEM_WR/regs_i_38/O
                         net (fo=1, routed)           0.893     5.275    cpu/DataRoad/MEM_WR/regs_i_38_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.380 r  cpu/DataRoad/MEM_WR/regs_i_7/O
                         net (fo=35, routed)          1.315     6.695    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.116     6.811 r  cpu/DataRoad/EX_MEM/ext_datain[25]_i_1/O
                         net (fo=2, routed)           2.552     9.363    cpu/DataRoad/mem/ext_control/D[25]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000    24.731    
                         clock uncertainty           -0.287    24.445    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)       -0.220    24.225    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.225    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 14.862    

Slack (MET) :             14.908ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.708ns (9.283%)  route 6.919ns (90.717%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.730ns = ( 24.730 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.696     1.699    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X5Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.379     2.078 f  cpu/DataRoad/EX_MEM/q_reg[108]/Q
                         net (fo=62, routed)          1.945     4.023    cpu/DataRoad/MEM_WR/Registers_reg[1][1][39]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     4.128 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=1, routed)           0.669     4.797    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.105     4.902 r  cpu/DataRoad/MEM_WR/regs_i_24/O
                         net (fo=35, routed)          1.951     6.853    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.119     6.972 r  cpu/DataRoad/EX_MEM/ext_datain[8]_i_1/O
                         net (fo=2, routed)           2.354     9.326    cpu/DataRoad/mem/ext_control/D[8]
    SLICE_X1Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    24.730    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/C
                         clock pessimism              0.000    24.730    
                         clock uncertainty           -0.287    24.444    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)       -0.209    24.235    cpu/DataRoad/mem/ext_control/ext_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         24.235    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                 14.908    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.379ns (4.923%)  route 7.320ns (95.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns = ( 24.729 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.704     1.707    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X3Y83          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.379     2.086 r  cpu/DataRoad/EX_MEM/q_reg[79]/Q
                         net (fo=7, routed)           7.320     9.406    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]_0[7]
    SLICE_X1Y79          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.590    24.729    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y79          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[7]/C
                         clock pessimism              0.000    24.729    
                         clock uncertainty           -0.287    24.443    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)       -0.059    24.384    cpu/DataRoad/mem/ext_control/ext_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         24.384    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                 14.978    

Slack (MET) :             15.035ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 0.758ns (10.115%)  route 6.736ns (89.885%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.695     1.698    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X2Y76          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.433     2.131 r  cpu/DataRoad/MEM_WR/q_reg[69]/Q
                         net (fo=63, routed)          2.310     4.441    cpu/DataRoad/MEM_WR/WR_Out[69]
    SLICE_X11Y84         LUT6 (Prop_lut6_I3_O)        0.105     4.546 r  cpu/DataRoad/MEM_WR/regs_i_41/O
                         net (fo=1, routed)           0.808     5.353    cpu/DataRoad/MEM_WR/regs_i_41_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I4_O)        0.105     5.458 r  cpu/DataRoad/MEM_WR/regs_i_10/O
                         net (fo=35, routed)          1.242     6.700    cpu/DataRoad/EX_MEM/last_before_last_alu_result[21]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.115     6.815 r  cpu/DataRoad/EX_MEM/ext_datain[22]_i_1/O
                         net (fo=2, routed)           2.377     9.192    cpu/DataRoad/mem/ext_control/D[22]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.000    24.731    
                         clock uncertainty           -0.287    24.445    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)       -0.218    24.227    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         24.227    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 15.035    

Slack (MET) :             15.071ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 0.704ns (9.416%)  route 6.772ns (90.584%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.696     1.699    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X5Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.379     2.078 f  cpu/DataRoad/EX_MEM/q_reg[108]/Q
                         net (fo=62, routed)          1.887     3.965    cpu/DataRoad/MEM_WR/Registers_reg[1][1][39]
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  cpu/DataRoad/MEM_WR/regs_i_34/O
                         net (fo=1, routed)           0.851     4.921    cpu/DataRoad/MEM_WR/regs_i_34_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.105     5.026 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=35, routed)          1.192     6.218    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.115     6.333 r  cpu/DataRoad/EX_MEM/ext_datain[29]_i_1/O
                         net (fo=2, routed)           2.842     9.175    cpu/DataRoad/mem/ext_control/D[29]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000    24.731    
                         clock uncertainty           -0.287    24.445    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)       -0.198    24.247    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.247    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.169ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 0.713ns (9.671%)  route 6.660ns (90.329%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.696     1.699    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X5Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.379     2.078 f  cpu/DataRoad/EX_MEM/q_reg[108]/Q
                         net (fo=62, routed)          2.267     4.345    cpu/DataRoad/MEM_WR/Registers_reg[1][1][39]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.105     4.450 r  cpu/DataRoad/MEM_WR/regs_i_54/O
                         net (fo=1, routed)           0.602     5.052    cpu/DataRoad/MEM_WR/regs_i_54_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.105     5.157 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          1.633     6.790    cpu/DataRoad/EX_MEM/last_before_last_alu_result[8]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.914 r  cpu/DataRoad/EX_MEM/ext_datain[9]_i_1/O
                         net (fo=2, routed)           2.158     9.072    cpu/DataRoad/mem/ext_control/D[9]
    SLICE_X1Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.000    24.731    
                         clock uncertainty           -0.287    24.445    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.204    24.241    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         24.241    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 15.169    

Slack (MET) :             15.234ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 0.714ns (9.769%)  route 6.595ns (90.231%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns = ( 24.729 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.696     1.699    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X5Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.379     2.078 f  cpu/DataRoad/EX_MEM/q_reg[108]/Q
                         net (fo=62, routed)          2.059     4.137    cpu/DataRoad/MEM_WR/Registers_reg[1][1][39]
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.105     4.242 r  cpu/DataRoad/MEM_WR/regs_i_44/O
                         net (fo=1, routed)           0.740     4.981    cpu/DataRoad/MEM_WR/regs_i_44_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.105     5.086 r  cpu/DataRoad/MEM_WR/regs_i_13/O
                         net (fo=35, routed)          1.519     6.605    cpu/DataRoad/EX_MEM/last_before_last_alu_result[18]
    SLICE_X10Y81         LUT3 (Prop_lut3_I0_O)        0.125     6.730 r  cpu/DataRoad/EX_MEM/ext_datain[19]_i_1/O
                         net (fo=2, routed)           2.278     9.008    cpu/DataRoad/mem/ext_control/D[19]
    SLICE_X4Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.590    24.729    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X4Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/C
                         clock pessimism              0.000    24.729    
                         clock uncertainty           -0.287    24.443    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.201    24.242    cpu/DataRoad/mem/ext_control/ext_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         24.242    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 15.234    

Slack (MET) :             15.285ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 0.611ns (8.414%)  route 6.651ns (91.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 24.727 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.696     1.699    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X4Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.348     2.047 r  cpu/DataRoad/EX_MEM/q_reg[110]/Q
                         net (fo=32, routed)          4.378     6.425    cpu/DataRoad/EX_MEM/MEM_Out[110]
    SLICE_X3Y79          LUT3 (Prop_lut3_I1_O)        0.263     6.688 r  cpu/DataRoad/EX_MEM/ext_datain[3]_i_1/O
                         net (fo=2, routed)           2.273     8.961    cpu/DataRoad/mem/ext_control/D[3]
    SLICE_X3Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.588    24.727    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X3Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/C
                         clock pessimism              0.000    24.727    
                         clock uncertainty           -0.287    24.441    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.194    24.247    cpu/DataRoad/mem/ext_control/ext_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         24.247    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                 15.285    

Slack (MET) :             15.381ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.758ns (10.580%)  route 6.406ns (89.420%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 24.731 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.695     1.698    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X2Y76          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.433     2.131 r  cpu/DataRoad/MEM_WR/q_reg[69]/Q
                         net (fo=63, routed)          2.199     4.330    cpu/DataRoad/MEM_WR/WR_Out[69]
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.435 r  cpu/DataRoad/MEM_WR/regs_i_40/O
                         net (fo=1, routed)           0.457     4.892    cpu/DataRoad/MEM_WR/regs_i_40_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.105     4.997 r  cpu/DataRoad/MEM_WR/regs_i_9/O
                         net (fo=35, routed)          1.380     6.377    cpu/DataRoad/EX_MEM/last_before_last_alu_result[22]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.115     6.492 r  cpu/DataRoad/EX_MEM/ext_datain[23]_i_1/O
                         net (fo=2, routed)           2.370     8.862    cpu/DataRoad/mem/ext_control/D[23]
    SLICE_X3Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.592    24.731    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X3Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/C
                         clock pessimism              0.000    24.731    
                         clock uncertainty           -0.287    24.445    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)       -0.201    24.244    cpu/DataRoad/mem/ext_control/ext_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         24.244    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 15.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.431ns (10.847%)  route 3.542ns (89.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.518     1.520    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X8Y79          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.347     1.867 r  cpu/DataRoad/EX_MEM/q_reg[51]/Q
                         net (fo=1, routed)           1.750     3.617    cpu/DataRoad/EX_MEM/MEM_Out[51]
    SLICE_X8Y79          LUT3 (Prop_lut3_I2_O)        0.084     3.701 r  cpu/DataRoad/EX_MEM/ext_datain[14]_i_1/O
                         net (fo=2, routed)           1.792     5.493    cpu/DataRoad/mem/ext_control/D[14]
    SLICE_X4Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.703     5.005    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X4Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000     5.005    
                         clock uncertainty            0.287     5.291    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.138     5.429    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.429    
                         arrival time                           5.493    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.404ns (10.262%)  route 3.533ns (89.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.522     1.524    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X9Y84          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDCE (Prop_fdce_C_Q)         0.304     1.828 r  cpu/DataRoad/EX_MEM/q_reg[66]/Q
                         net (fo=1, routed)           1.109     2.937    cpu/DataRoad/EX_MEM/MEM_Out[66]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.100     3.037 r  cpu/DataRoad/EX_MEM/ext_datain[29]_i_1/O
                         net (fo=2, routed)           2.424     5.461    cpu/DataRoad/mem/ext_control/D[29]
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.705     5.007    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000     5.007    
                         clock uncertainty            0.287     5.293    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.036     5.329    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.329    
                         arrival time                           5.461    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.391ns (10.114%)  route 3.475ns (89.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.585     1.587    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.304     1.891 r  cpu/DataRoad/EX_MEM/q_reg[45]/Q
                         net (fo=1, routed)           1.441     3.332    cpu/DataRoad/EX_MEM/MEM_Out[45]
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.087     3.419 r  cpu/DataRoad/EX_MEM/ext_datain[8]_i_1/O
                         net (fo=2, routed)           2.034     5.453    cpu/DataRoad/mem/ext_control/D[8]
    SLICE_X1Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.704     5.006    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y80          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty            0.287     5.292    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.027     5.319    cpu/DataRoad/mem/ext_control/ext_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.453    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.304ns (7.361%)  route 3.826ns (92.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.592     1.594    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X3Y84          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.304     1.898 r  cpu/DataRoad/EX_MEM/q_reg[85]/Q
                         net (fo=6, routed)           3.826     5.724    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]_0[13]
    SLICE_X0Y86          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.711     5.013    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y86          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[13]/C
                         clock pessimism              0.000     5.013    
                         clock uncertainty            0.287     5.299    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.164     5.463    cpu/DataRoad/mem/ext_control/ext_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.724    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.490ns (12.314%)  route 3.489ns (87.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.585     1.587    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X4Y72          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.279     1.866 r  cpu/DataRoad/EX_MEM/q_reg[110]/Q
                         net (fo=32, routed)          2.227     4.093    cpu/DataRoad/EX_MEM/MEM_Out[110]
    SLICE_X4Y78          LUT3 (Prop_lut3_I1_O)        0.211     4.304 r  cpu/DataRoad/EX_MEM/ext_datain[13]_i_1/O
                         net (fo=2, routed)           1.262     5.566    cpu/DataRoad/mem/ext_control/D[13]
    SLICE_X3Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.701     5.003    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X3Y78          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/C
                         clock pessimism              0.000     5.003    
                         clock uncertainty            0.287     5.289    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.007     5.296    cpu/DataRoad/mem/ext_control/ext_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.440ns (10.758%)  route 3.650ns (89.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.518     1.520    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X8Y79          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.347     1.867 r  cpu/DataRoad/EX_MEM/q_reg[52]/Q
                         net (fo=1, routed)           1.399     3.266    cpu/DataRoad/EX_MEM/MEM_Out[52]
    SLICE_X8Y79          LUT3 (Prop_lut3_I2_O)        0.093     3.359 r  cpu/DataRoad/EX_MEM/ext_datain[15]_i_1/O
                         net (fo=2, routed)           2.251     5.610    cpu/DataRoad/mem/ext_control/D[15]
    SLICE_X1Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.000     5.008    
                         clock uncertainty            0.287     5.294    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.030     5.324    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.324    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.556ns (13.193%)  route 3.658ns (86.807%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.588     1.590    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X3Y79          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.304     1.894 r  cpu/DataRoad/MEM_WR/q_reg[113]/Q
                         net (fo=1, routed)           0.851     2.745    cpu/DataRoad/MEM_WR/WR_Out[113]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.084     2.829 r  cpu/DataRoad/MEM_WR/regs_i_53/O
                         net (fo=1, routed)           0.379     3.207    cpu/DataRoad/MEM_WR/regs_i_53_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.084     3.291 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=35, routed)          1.154     4.445    cpu/DataRoad/EX_MEM/last_before_last_alu_result[9]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.084     4.529 r  cpu/DataRoad/EX_MEM/ext_datain[10]_i_1/O
                         net (fo=2, routed)           1.275     5.804    cpu/DataRoad/mem/ext_control/D[10]
    SLICE_X3Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.705     5.007    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X3Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/C
                         clock pessimism              0.000     5.007    
                         clock uncertainty            0.287     5.293    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.158     5.451    cpu/DataRoad/mem/ext_control/ext_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.304ns (7.236%)  route 3.897ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.592     1.594    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X4Y85          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.304     1.898 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=6, routed)           3.897     5.795    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]_0[1]
    SLICE_X0Y76          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.698     5.000    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y76          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[1]/C
                         clock pessimism              0.000     5.000    
                         clock uncertainty            0.287     5.286    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.138     5.424    cpu/DataRoad/mem/ext_control/ext_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.347ns (8.084%)  route 3.945ns (91.916%))
  Logic Levels:           0  
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.592     1.594    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X2Y84          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.347     1.941 r  cpu/DataRoad/EX_MEM/q_reg[91]/Q
                         net (fo=6, routed)           3.945     5.886    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]_0[19]
    SLICE_X0Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.008    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y82          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[19]/C
                         clock pessimism              0.000     5.008    
                         clock uncertainty            0.287     5.294    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.162     5.456    cpu/DataRoad/mem/ext_control/ext_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           5.886    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.304ns (7.090%)  route 3.984ns (92.910%))
  Logic Levels:           0  
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.593     1.595    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X1Y85          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.304     1.899 r  cpu/DataRoad/EX_MEM/q_reg[86]/Q
                         net (fo=6, routed)           3.984     5.883    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]_0[14]
    SLICE_X0Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.705     5.007    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y81          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[14]/C
                         clock pessimism              0.000     5.007    
                         clock uncertainty            0.287     5.293    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.158     5.451    cpu/DataRoad/mem/ext_control/ext_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.883    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.863ns  (logic 0.348ns (40.338%)  route 0.515ns (59.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.515     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X43Y62         FDCE (Setup_fdce_C_D)       -0.200    39.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 38.937    

Slack (MET) :             38.944ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.853ns  (logic 0.398ns (46.668%)  route 0.455ns (53.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)       -0.203    39.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.797    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 38.944    

Slack (MET) :             38.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.832ns  (logic 0.398ns (47.836%)  route 0.434ns (52.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.434     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y62         FDCE (Setup_fdce_C_D)       -0.205    39.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.795    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                 38.963    

Slack (MET) :             38.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.826ns  (logic 0.398ns (48.157%)  route 0.428ns (51.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.428     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X41Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)       -0.202    39.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 38.972    

Slack (MET) :             39.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.870ns  (logic 0.433ns (49.796%)  route 0.437ns (50.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.437     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y62         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 39.057    

Slack (MET) :             39.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.894ns  (logic 0.433ns (48.410%)  route 0.461ns (51.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.461     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y67         FDCE (Setup_fdce_C_D)       -0.029    39.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 39.077    

Slack (MET) :             39.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.788ns  (logic 0.433ns (54.938%)  route 0.355ns (45.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.355     0.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X45Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y62         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 39.139    

Slack (MET) :             39.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.757ns  (logic 0.433ns (57.215%)  route 0.324ns (42.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.324     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X40Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y67         FDCE (Setup_fdce_C_D)       -0.033    39.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 39.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.379ns (17.075%)  route 1.841ns (82.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.841     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.331    41.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                 37.277    

Slack (MET) :             37.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.379ns (17.075%)  route 1.841ns (82.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.841     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.331    41.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                 37.277    

Slack (MET) :             37.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.379ns (17.103%)  route 1.837ns (82.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.837     3.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X39Y72         FDCE (Recov_fdce_C_CLR)     -0.331    41.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 37.281    

Slack (MET) :             37.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.379ns (17.103%)  route 1.837ns (82.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.837     3.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X39Y72         FDCE (Recov_fdce_C_CLR)     -0.331    41.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 37.281    

Slack (MET) :             37.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.379ns (18.772%)  route 1.640ns (81.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.640     3.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.427    41.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.074    41.503    
                         clock uncertainty           -0.127    41.376    
    SLICE_X43Y72         FDCE (Recov_fdce_C_CLR)     -0.331    41.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.045    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                 37.404    

Slack (MET) :             37.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.379ns (18.772%)  route 1.640ns (81.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.640     3.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.427    41.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.074    41.503    
                         clock uncertainty           -0.127    41.376    
    SLICE_X42Y72         FDCE (Recov_fdce_C_CLR)     -0.258    41.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         41.118    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                 37.477    

Slack (MET) :             37.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.379ns (19.934%)  route 1.522ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.522     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.331    41.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 37.519    

Slack (MET) :             37.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.379ns (19.934%)  route 1.522ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.522     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.331    41.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 37.519    

Slack (MET) :             37.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.379ns (19.934%)  route 1.522ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.522     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.331    41.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 37.519    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.379ns (19.934%)  route 1.522ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.379     2.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.522     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.258    41.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 37.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.728%)  route 0.189ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.189     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X37Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.237     0.710    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.647%)  route 0.182ns (56.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.670     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDCE (Prop_fdce_C_Q)         0.141     0.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.182     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.943     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.259     0.685    
    SLICE_X38Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.343%)  route 0.214ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.214     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X44Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X44Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.343%)  route 0.214ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.214     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X44Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X44Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.343%)  route 0.214ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.214     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X44Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X44Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.258     0.661    
    SLICE_X44Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.343%)  route 0.214ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.214     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X44Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X44Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.258     0.661    
    SLICE_X44Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.656%)  route 0.195ns (54.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X45Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.656%)  route 0.195ns (54.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X45Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.656%)  route 0.195ns (54.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X45Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.656%)  route 0.195ns (54.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDPE (Prop_fdpe_C_Q)         0.164     0.812 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=4970, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X45Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.868ns (23.867%)  route 2.769ns (76.133%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 36.838 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.407     7.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.292    36.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 28.988    

Slack (MET) :             29.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.868ns (23.867%)  route 2.769ns (76.133%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 36.838 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.407     7.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 29.022    

Slack (MET) :             29.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.868ns (23.867%)  route 2.769ns (76.133%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 36.838 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.407     7.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 29.022    

Slack (MET) :             29.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.868ns (23.867%)  route 2.769ns (76.133%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 36.838 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.407     7.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 29.022    

Slack (MET) :             29.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.868ns (23.867%)  route 2.769ns (76.133%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 36.838 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.407     7.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 29.022    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.868ns (24.760%)  route 2.638ns (75.241%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.276     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 29.099    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.868ns (24.760%)  route 2.638ns (75.241%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.276     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 29.099    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.868ns (24.760%)  route 2.638ns (75.241%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.276     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 29.099    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.868ns (24.760%)  route 2.638ns (75.241%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.276     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 29.099    

Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.868ns (24.760%)  route 2.638ns (75.241%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.348     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.681     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.245     6.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.275     7.534 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.276     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 29.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.270%)  route 0.193ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.423     2.140    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.195     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.423     2.141    
    SLICE_X36Y66         FDCE (Remov_fdce_C_CLR)     -0.067     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.195     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.423     2.141    
    SLICE_X36Y66         FDCE (Remov_fdce_C_CLR)     -0.067     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.270%)  route 0.193ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.423     2.140    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.270%)  route 0.193ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.423     2.140    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.270%)  route 0.193ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.423     2.140    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.195     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.423     2.141    
    SLICE_X36Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.195     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.423     2.141    
    SLICE_X36Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.195     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X36Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.423     2.141    
    SLICE_X36Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.678     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.195     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X36Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.423     2.141    
    SLICE_X36Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.371    





