Cpu8Bit - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+----------------------------------------------------------------------------------+
| Report Information                                                               |
+--------------------+-------------------------------------------------------------+
| Project            | C:\CpuGen\Applications\Cpu8Bit\Altera/                      |
| Compiler Settings  | Cpu8Bit                                                     |
| Quartus II Version | 2.2 Build 191 03/31/2003 SP 2 SJ Web Edition                |
+--------------------+-------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "Cpu8Bit" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            State Machines
                cpu:inst|cpu_du:I3|code_c
            Logic Options
            Synthesis Section
                Resource Utilization by Entity
            Device Options
            Equations
            Floorplan View
            Pin-Out File
            Resource Section
                Resource Usage Summary
                Resource Utilization by Entity
                Input Pins
                Output Pins
                Bidir Pins
                Delay Chain Summary
                I/O Bank Usage
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Non-Global High Fan-Out Signals
                RAM Summary
                Output Pin Load For Reported TCO
                LAB and Routing Section
                    Interconnect Usage Summary
                    LAB Logic Elements
                    LAB-wide Signals
                    LAB Signals Sourced
                    LAB Signals Sourced Out
                    LAB Distinct Inputs
            Timing Analyses
                Timing Settings
                fmax (not incl. delays to/from pins)
                Register-to-Register fmax
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+---------------------+
| Option            | Setting             |
+-------------------+---------------------+
| Start date & time | 06/29/2003 22:30:50 |
| Main task         | Compilation         |
| Settings name     | Cpu8Bit             |
+-------------------+---------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+-----------------------------------------------+
| Processing status                   | Fitting Successful - Sun Jun 29 22:33:45 2003 |
| Timing requirements/analysis status | Requirements met                              |
| Chip name                           | Cpu8Bit                                       |
| Device for compilation              | EP1C3T100C8                                   |
| Total logic elements                | 1,203 / 2,910 ( 41 % )                        |
| Total pins                          | 41 / 65 ( 63 % )                              |
| Total memory bits                   | 16,384 / 59,904 ( 27 % )                      |
| Total PLLs                          | 0 / 1 ( 0 % )                                 |
| Device for timing analysis          | EP1C3T100C8                                   |
+-------------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+--------------------+
| Option                                                   | Setting            |
+----------------------------------------------------------+--------------------+
| Chip name                                                | Cpu8Bit            |
| Family name                                              | Cyclone            |
| Focus entity name                                        | |Cpu8Bit           |
| Device                                                   | EP1C3T100C8        |
| Disk space/compilation speed tradeoff                    | Normal             |
| Preserve fewer node names                                | On                 |
| Optimize timing                                          | Normal compilation |
| Optimize IOC register placement for timing               | On                 |
| Fast Fit compilation                                     | Off                |
| Perform WYSIWYG primitive resynthesis                    | Off                |
| Perform gate-level register retiming                     | Off                |
| Use Fitter timing information during synthesis           | Off                |
| Duplicate logic elements during fitting                  | Off                |
| Duplicate logic elements/resythesize LUTs during fitting | Off                |
| SignalProbe compilation                                  | Off                |
| Generate compressed bitstreams                           | Off                |
+----------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Info: Found 1 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\Altera\Cpu8Bit.bdf
  Info: Found entity 1: Cpu8Bit
Info: Found 2 design units and 0 entities in source file C:\CpuGen\Applications\Cpu8Bit\cpu_utils.vhd
  Info: Found design unit 1: cpu_utils
  Info: Found design unit 2: cpu_utils-body
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\cpu_cu.vhd
  Info: Found design unit 1: cpu_cu-cu_struct
  Info: Found entity 1: cpu_cu
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\cpu_du.vhd
  Info: Found design unit 1: cpu_du-du_struct
  Info: Found entity 1: cpu_du
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\cpu_iu.vhd
  Info: Found design unit 1: cpu_iu-iu_struct
  Info: Found entity 1: cpu_iu
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\cpu_oa.vhd
  Info: Found design unit 1: cpu_oa-oa_struct
  Info: Found entity 1: cpu_oa
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\cpu.vhd
  Info: Found design unit 1: cpu-cpu_arch
  Info: Found entity 1: cpu
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Components\ctrl8cpu.vhd
  Info: Found design unit 1: ctrl8cpu-ctrl8cpu_struct
  Info: Found entity 1: ctrl8cpu
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Components\inout4reg.vhd
  Info: Found design unit 1: inout4reg-inout4reg_struct
  Info: Found entity 1: inout4reg
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Components\interrupt.vhd
  Info: Found design unit 1: interrupt-interrupt_struct
  Info: Found entity 1: interrupt
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Components\timer.vhd
  Info: Found design unit 1: timer-tmr_struct
  Info: Found entity 1: timer
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Components\tx_uart.vhd
  Info: Found design unit 1: tx_uart-tx_uart_struct
  Info: Found entity 1: tx_uart
Warning: Feature SignalTap II is not available with your current license
Warning: VHDL Signal Declaration warning at tx_uart.vhd(32): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(33): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(34): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(35): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(36): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(37): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(38): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at tx_uart.vhd(39): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Variable Declaration warning at tx_uart.vhd(45): ignored initial value specified for variable in Variable Declaration.
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(28): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(29): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(30): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(34): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(35): ignored initial value specified for signal in Signal Declaration
Info: VHDL Case Statement information at cpu_iu.vhd(88): OTHERS choice is never selected
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(36): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(37): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(38): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(39): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(40): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(46): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(47): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(48): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(49): ignored initial value specified for signal in Signal Declaration
Warning: VHDL warning at cpu_cu.vhd(50): used initial value for variable valid_t because it was never assigned
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(51): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(52): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(53): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(54): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(55): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(56): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(57): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(59): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(60): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(61): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(30): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(31): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(32): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(33): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(34): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(35): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(36): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(37): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(38): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(39): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(40): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(40): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(41): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(42): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(43): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(44): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(45): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(46): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(47): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(48): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(49): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(50): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(51): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(52): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(53): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(54): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(55): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(56): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(58): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at interrupt.vhd(30): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at interrupt.vhd(31): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at interrupt.vhd(32): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at interrupt.vhd(33): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at interrupt.vhd(34): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at ctrl8cpu.vhd(50): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at ctrl8cpu.vhd(51): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at ctrl8cpu.vhd(53): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at ctrl8cpu.vhd(54): ignored initial value specified for signal in Signal Declaration
Info: VHDL Case Statement information at ctrl8cpu.vhd(85): OTHERS choice is never selected
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\Altera\lpm_ram_dq0.vhd
  Info: Found design unit 1: lpm_ram_dq0-syn
  Info: Found entity 1: lpm_ram_dq0
Info: Found 1 design units and 1 entities in source file C:\quartus\libraries\megafunctions\altsyncram.tdf
  Info: Found entity 1: altsyncram
Warning: VHDL Signal Declaration warning at timer.vhd(31): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at timer.vhd(32): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at timer.vhd(33): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Process Statement warning at timer.vhd(96): signal tmr_high is in sequential statement, but is not in sensitivity list
Info: Found 2 design units and 1 entities in source file C:\CpuGen\Applications\Cpu8Bit\Altera\lpm_rom0.vhd
  Info: Found design unit 1: lpm_rom0-syn
  Info: Found entity 1: lpm_rom0
Info: State machine |Cpu8Bit|cpu:inst|cpu_du:I3|code_c contains 22 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |Cpu8Bit|cpu:inst|cpu_du:I3|code_c
Info: Encoding result for state machine |Cpu8Bit|cpu:inst|cpu_du:I3|code_c
  Info: Completed encoding using 22 state bits
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~25
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~24
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~23
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~22
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~21
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~20
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~19
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~18
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~17
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~16
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~15
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~14
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~13
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~12
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~11
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~10
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~9
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~8
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~7
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~6
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~5
    Info: Encoded state bit cpu:inst|cpu_du:I3|code_c~4
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|nop_i uses code string 0000000000000000000000
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|rol_i uses code string 0000000000000000000011
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|ror_i uses code string 0000000000000000000101
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|shl_i uses code string 0000000000000000001001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|shr_i uses code string 0000000000000000010001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|not_i uses code string 0000000000000000100001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|cla_i uses code string 0000000000000001000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|skz_i uses code string 0000000000000010000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|skc_i uses code string 0000000000000100000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|sknz_i uses code string 0000000000001000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|sknc_i uses code string 0000000000010000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|rts_i uses code string 0000000000100000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|rti_i uses code string 0000000001000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|jmp_i uses code string 0000000010000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|jms_i uses code string 0000000100000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|sta_i uses code string 0000001000000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|lda_i uses code string 0000010000000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|xor_i uses code string 0000100000000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|add_i uses code string 0001000000000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|and_i uses code string 0010000000000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|sub_i uses code string 0100000000000000000001
  Info: State |Cpu8Bit|cpu:inst|cpu_du:I3|or_i uses code string 1000000000000000000001
Info: Ignored 55 buffer(s)
  Info: Ignored 55 SOFT buffer(s)
Info: Duplicate registers merged to single register
  Info: Duplicate registers merged to single register cpu:inst|cpu_du:I3|nreset_c
  Info: Duplicate registers merged to single register cpu:inst|cpu_cu:I2|nreset_c
  Info: Duplicate registers merged to single register cpu:inst|cpu_iu:I1|nreset_c
  Info: Duplicate registers merged to single register cpu:inst|cpu_du:I3|nreset_d
Info: Implemented 1340 device resources
  Info: Implemented 8 input pins
  Info: Implemented 1 output pins
  Info: Implemented 32 bidirectional pins
  Info: Implemented 1277 logic cells
  Info: Implemented 22 RAM segments
Info: Selected device EP1C3T100C8 for design Cpu8Bit
Warning: Feature Device Migration is not available with your current license
Info: Automatically promoted signal UCLK to use Global clock in Pin 10
Info: Fitter placement was successful
Info: Estimated most critical path is memory to register delay of 26.944 ns
  Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X13_Y10; MEM Node = 'lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7]'
  Info: 2: + IC(0.259 ns) + CELL(0.590 ns) = 0.953 ns; Loc. = LAB_X15_Y10; COMB Node = 'rtl~4075'
  Info: 3: + IC(1.470 ns) + CELL(0.292 ns) = 2.715 ns; Loc. = LAB_X11_Y11; COMB Node = 'cpu:inst|cpu_cu:I2|data_c_x[0]~65'
  Info: 4: + IC(0.626 ns) + CELL(0.114 ns) = 3.455 ns; Loc. = LAB_X11_Y11; COMB Node = 'cpu:inst|cpu_cu:I2|i~14'
  Info: 5: + IC(1.146 ns) + CELL(0.292 ns) = 4.893 ns; Loc. = LAB_X10_Y7; COMB Node = 'cpu:inst|cpu_cu:I2|we~2'
  Info: 6: + IC(1.361 ns) + CELL(0.114 ns) = 6.368 ns; Loc. = LAB_X10_Y9; COMB Node = 'cpu:inst|cpu_cu:I2|daddr_t[6]~20'
  Info: 7: + IC(0.849 ns) + CELL(0.114 ns) = 7.331 ns; Loc. = LAB_X11_Y9; COMB Node = 'cpu:inst|cpu_oa:I4|i~2696'
  Info: 8: + IC(0.150 ns) + CELL(0.590 ns) = 8.071 ns; Loc. = LAB_X11_Y9; COMB Node = 'cpu:inst|cpu_oa:I4|daddr_x[0]~257'
  Info: 9: + IC(0.448 ns) + CELL(0.292 ns) = 8.811 ns; Loc. = LAB_X11_Y9; COMB Node = 'cpu:inst|cpu_oa:I4|daddr_x[3]~145'
  Info: 10: + IC(0.298 ns) + CELL(0.442 ns) = 9.551 ns; Loc. = LAB_X11_Y9; COMB Node = 'inout4reg:inst10|i~493'
  Info: 11: + IC(1.141 ns) + CELL(0.292 ns) = 10.984 ns; Loc. = LAB_X11_Y6; COMB Node = 'inout4reg:inst10|i~397'
  Info: 12: + IC(1.049 ns) + CELL(0.442 ns) = 12.475 ns; Loc. = LAB_X10_Y10; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~278'
  Info: 13: + IC(0.448 ns) + CELL(0.292 ns) = 13.215 ns; Loc. = LAB_X10_Y10; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~282'
  Info: 14: + IC(0.150 ns) + CELL(0.590 ns) = 13.955 ns; Loc. = LAB_X10_Y10; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~287'
  Info: 15: + IC(0.150 ns) + CELL(0.590 ns) = 14.695 ns; Loc. = LAB_X10_Y10; COMB Node = 'ctrl8cpu:inst5|Mux_32~1'
  Info: 16: + IC(1.292 ns) + CELL(0.114 ns) = 16.101 ns; Loc. = LAB_X9_Y9; COMB Node = 'cpu:inst|cpu_oa:I4|data_ix[1]~519'
  Info: 17: + IC(0.351 ns) + CELL(0.442 ns) = 16.894 ns; Loc. = LAB_X9_Y9; COMB Node = 'cpu:inst|cpu_du:I3|data_x[1]~132'
  Info: 18: + IC(0.298 ns) + CELL(0.442 ns) = 17.634 ns; Loc. = LAB_X9_Y9; COMB Node = 'cpu:inst|cpu_du:I3|data_x[1]~137'
  Info: 19: + IC(1.316 ns) + CELL(0.432 ns) = 19.382 ns; Loc. = LAB_X10_Y5; COMB Node = 'cpu:inst|cpu_du:I3|add_117~2COUT1COUT1COUT1'
  Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 19.462 ns; Loc. = LAB_X10_Y5; COMB Node = 'cpu:inst|cpu_du:I3|add_117~3COUT1COUT1COUT1'
  Info: 21: + IC(0.000 ns) + CELL(0.608 ns) = 20.070 ns; Loc. = LAB_X10_Y5; COMB Node = 'cpu:inst|cpu_du:I3|add_117~4'
  Info: 22: + IC(0.521 ns) + CELL(0.442 ns) = 21.033 ns; Loc. = LAB_X9_Y5; COMB Node = 'cpu:inst|cpu_du:I3|Mux_133_rtl_0~0'
  Info: 23: + IC(1.114 ns) + CELL(0.292 ns) = 22.439 ns; Loc. = LAB_X10_Y4; COMB Node = 'cpu:inst|cpu_du:I3|Mux_133_rtl_0~1'
  Info: 24: + IC(0.150 ns) + CELL(0.590 ns) = 23.179 ns; Loc. = LAB_X10_Y4; COMB Node = 'rtl~3140'
  Info: 25: + IC(0.298 ns) + CELL(0.442 ns) = 23.919 ns; Loc. = LAB_X10_Y4; COMB Node = 'cpu:inst|cpu_du:I3|Mux_170_rtl_1~0'
  Info: 26: + IC(0.448 ns) + CELL(0.292 ns) = 24.659 ns; Loc. = LAB_X10_Y4; COMB Node = 'cpu:inst|cpu_du:I3|Mux_170_rtl_1~1'
  Info: 27: + IC(1.372 ns) + CELL(0.114 ns) = 26.145 ns; Loc. = LAB_X9_Y7; COMB Node = 'cpu:inst|cpu_du:I3|acc[3]~70'
  Info: 28: + IC(0.684 ns) + CELL(0.115 ns) = 26.944 ns; Loc. = LAB_X9_Y7; REG Node = 'cpu:inst|cpu_du:I3|acc_i[3]'
  Info: Total cell delay = 9.555 ns
  Info: Total interconnect delay = 17.389 ns
Warning: Timing characteristics of device EP1C3T100C8 are preliminary
Info: Clock UCLK has Internal fmax of 39.03 MHz between source memory lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] and destination register cpu:inst|cpu_du:I3|acc_i[3] (period= 25.62 ns)
  Info: + Longest memory to register delay is 24.893 ns
    Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X13_Y10; MEM Node = 'lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6]'
    Info: 2: + IC(1.167 ns) + CELL(0.114 ns) = 1.385 ns; Loc. = LC_X15_Y10_N9; COMB Node = 'rtl~4075'
    Info: 3: + IC(1.750 ns) + CELL(0.292 ns) = 3.427 ns; Loc. = LC_X11_Y11_N3; COMB Node = 'cpu:inst|cpu_cu:I2|data_c_x[0]~65'
    Info: 4: + IC(0.462 ns) + CELL(0.114 ns) = 4.003 ns; Loc. = LC_X11_Y11_N6; COMB Node = 'cpu:inst|cpu_cu:I2|i~14'
    Info: 5: + IC(1.299 ns) + CELL(0.114 ns) = 5.416 ns; Loc. = LC_X10_Y7_N0; COMB Node = 'cpu:inst|cpu_cu:I2|we~2'
    Info: 6: + IC(1.712 ns) + CELL(0.114 ns) = 7.242 ns; Loc. = LC_X11_Y9_N9; COMB Node = 'cpu:inst|cpu_cu:I2|daddr_t[4]~26'
    Info: 7: + IC(0.463 ns) + CELL(0.590 ns) = 8.295 ns; Loc. = LC_X11_Y9_N7; COMB Node = 'cpu:inst|cpu_oa:I4|i~2697'
    Info: 8: + IC(0.458 ns) + CELL(0.590 ns) = 9.343 ns; Loc. = LC_X11_Y9_N1; COMB Node = 'cpu:inst|cpu_oa:I4|daddr_x[0]~257'
    Info: 9: + IC(1.319 ns) + CELL(0.114 ns) = 10.776 ns; Loc. = LC_X11_Y6_N4; COMB Node = 'cpu:inst|cpu_oa:I4|daddr_x[1]~166'
    Info: 10: + IC(1.213 ns) + CELL(0.590 ns) = 12.579 ns; Loc. = LC_X11_Y6_N0; COMB Node = 'inout4reg:inst10|i~399'
    Info: 11: + IC(1.263 ns) + CELL(0.442 ns) = 14.284 ns; Loc. = LC_X10_Y10_N6; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~278'
    Info: 12: + IC(0.440 ns) + CELL(0.114 ns) = 14.838 ns; Loc. = LC_X10_Y10_N1; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~282'
    Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 15.134 ns; Loc. = LC_X10_Y10_N2; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~287'
    Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 15.430 ns; Loc. = LC_X10_Y10_N3; COMB Node = 'ctrl8cpu:inst5|Mux_32~1'
    Info: 15: + IC(1.239 ns) + CELL(0.114 ns) = 16.783 ns; Loc. = LC_X9_Y9_N5; COMB Node = 'cpu:inst|cpu_oa:I4|data_ix[1]~519'
    Info: 16: + IC(0.182 ns) + CELL(0.114 ns) = 17.079 ns; Loc. = LC_X9_Y9_N6; COMB Node = 'cpu:inst|cpu_du:I3|data_x[1]~132'
    Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 17.375 ns; Loc. = LC_X9_Y9_N7; COMB Node = 'cpu:inst|cpu_du:I3|data_x[1]~137'
    Info: 18: + IC(1.284 ns) + CELL(0.432 ns) = 19.091 ns; Loc. = LC_X9_Y5_N1; COMB Node = 'cpu:inst|cpu_du:I3|add_99~1COUT1COUT1COUT1'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 19.171 ns; Loc. = LC_X9_Y5_N2; COMB Node = 'cpu:inst|cpu_du:I3|add_99~2COUT1COUT1COUT1'
    Info: 20: + IC(0.000 ns) + CELL(0.608 ns) = 19.779 ns; Loc. = LC_X9_Y5_N3; COMB Node = 'cpu:inst|cpu_du:I3|add_99~3'
    Info: 21: + IC(0.423 ns) + CELL(0.442 ns) = 20.644 ns; Loc. = LC_X9_Y5_N9; COMB Node = 'cpu:inst|cpu_du:I3|Mux_133_rtl_0~0'
    Info: 22: + IC(1.276 ns) + CELL(0.114 ns) = 22.034 ns; Loc. = LC_X10_Y4_N6; COMB Node = 'cpu:inst|cpu_du:I3|Mux_133_rtl_0~1'
    Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 22.330 ns; Loc. = LC_X10_Y4_N7; COMB Node = 'rtl~3140'
    Info: 24: + IC(0.182 ns) + CELL(0.114 ns) = 22.626 ns; Loc. = LC_X10_Y4_N8; COMB Node = 'cpu:inst|cpu_du:I3|Mux_170_rtl_1~0'
    Info: 25: + IC(0.182 ns) + CELL(0.114 ns) = 22.922 ns; Loc. = LC_X10_Y4_N9; COMB Node = 'cpu:inst|cpu_du:I3|Mux_170_rtl_1~1'
    Info: 26: + IC(1.265 ns) + CELL(0.114 ns) = 24.301 ns; Loc. = LC_X9_Y7_N2; COMB Node = 'cpu:inst|cpu_du:I3|acc[3]~70'
    Info: 27: + IC(0.477 ns) + CELL(0.115 ns) = 24.893 ns; Loc. = LC_X9_Y7_N4; REG Node = 'cpu:inst|cpu_du:I3|acc_i[3]'
    Info: Total cell delay = 6.109 ns
    Info: Total interconnect delay = 18.784 ns
  Info: - Smallest clock skew is -0.040 ns
    Info: + Shortest clock path from clock UCLK to destination register is 2.680 ns
      Info: 1: + IC(0.000 ns) + CELL(1.328 ns) = 1.328 ns; Loc. = Pin_10; CLK Node = 'UCLK'
      Info: 2: + IC(0.641 ns) + CELL(0.711 ns) = 2.680 ns; Loc. = LC_X9_Y7_N4; REG Node = 'cpu:inst|cpu_du:I3|acc_i[3]'
      Info: Total cell delay = 2.039 ns
      Info: Total interconnect delay = 0.641 ns
    Info: - Longest clock path from clock UCLK to source memory is 2.720 ns
      Info: 1: + IC(0.000 ns) + CELL(1.328 ns) = 1.328 ns; Loc. = Pin_10; CLK Node = 'UCLK'
      Info: 2: + IC(0.684 ns) + CELL(0.708 ns) = 2.720 ns; Loc. = M4K_X13_Y10; MEM Node = 'lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6]'
      Info: Total cell delay = 2.036 ns
      Info: Total interconnect delay = 0.684 ns
  Info: + Micro clock to output delay of source is 0.650 ns
  Info: + Micro setup delay of destination is 0.037 ns
Info: All timing requirements were met. See Report window for more details.
Info: Generated files Cpu8Bit.vho and Cpu8Bit_vhd.sdo for simulation EDA tool

+-----------------------------------------------------------------------------+
| Hierarchy                                                                   |
+-----------------------------------------------------------------------------+
Hierarchy
  Cpu8Bit
    cpu:inst
      cpu_iu:I1
      cpu_cu:I2
      cpu_du:I3
      cpu_oa:I4
    tx_uart:inst1
    timer:inst2
    interrupt:inst3
    ctrl8cpu:inst5
    lpm_rom0:inst6
      altsyncram:altsyncram_component
    lpm_ram_dq0:inst7
      altsyncram:altsyncram_component
    inout4reg:inst10

+-----------------------------------------------------------------------------+
| cpu:inst|cpu_du:I3|code_c                                                   |
+-----------------------------------------------------------------------------+
+---------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
| Name                      | cpu:inst|cpu_du:I3|code_c~25 | cpu:inst|cpu_du:I3|code_c~24 | cpu:inst|cpu_du:I3|code_c~23 | cpu:inst|cpu_du:I3|code_c~22 | cpu:inst|cpu_du:I3|code_c~21 | cpu:inst|cpu_du:I3|code_c~20 | cpu:inst|cpu_du:I3|code_c~19 | cpu:inst|cpu_du:I3|code_c~18 | cpu:inst|cpu_du:I3|code_c~17 | cpu:inst|cpu_du:I3|code_c~16 | cpu:inst|cpu_du:I3|code_c~15 | cpu:inst|cpu_du:I3|code_c~14 | cpu:inst|cpu_du:I3|code_c~13 | cpu:inst|cpu_du:I3|code_c~12 | cpu:inst|cpu_du:I3|code_c~11 | cpu:inst|cpu_du:I3|code_c~10 | cpu:inst|cpu_du:I3|code_c~9 | cpu:inst|cpu_du:I3|code_c~8 | cpu:inst|cpu_du:I3|code_c~7 | cpu:inst|cpu_du:I3|code_c~6 | cpu:inst|cpu_du:I3|code_c~5 | cpu:inst|cpu_du:I3|code_c~4 |
+---------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
| cpu:inst|cpu_du:I3|nop_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 0                           |
| cpu:inst|cpu_du:I3|rol_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 1                           | 1                           |
| cpu:inst|cpu_du:I3|ror_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 1                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|shl_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 1                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|shr_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 1                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|not_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|cla_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|skz_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|skc_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|sknz_i | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|sknc_i | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|rts_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|rti_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|jmp_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|jms_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|sta_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|lda_i  | 0                            | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|xor_i  | 0                            | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|add_i  | 0                            | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|and_i  | 0                            | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|sub_i  | 0                            | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
| cpu:inst|cpu_du:I3|or_i   | 1                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                           | 0                           | 0                           | 0                           | 0                           | 1                           |
+---------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+

+-----------------------------------------------------------------------------+
| Logic Options                                                               |
+-----------------------------------------------------------------------------+
+-----------------------------------+-------+
| Name                              | Value |
+-----------------------------------+-------+
| Optimization Technique -- Cyclone | Speed |
| Power-Up Don't Care               | On    |
+-----------------------------------+-------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+-----------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------+
| Compilation Hierarchy Node              | Logic Cells | Registers | Memory Bits | DSP Elements | DSP 9x9 | DSP 18x18 | DSP 36x36 | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                        |
+-----------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------+
| |Cpu8Bit                                | 1277 (196)  | 362       | 16384       | 0            | 0       | 0         | 0         | 41   | 0            | 915 (196)    | 74 (0)            | 288 (0)          | |Cpu8Bit                                                   |
|    |cpu:inst|                           | 584 (0)     | 174       | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 410 (0)      | 57 (0)            | 117 (0)          | |Cpu8Bit|cpu:inst                                          |
|       |cpu_cu:I2|                       | 91 (91)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 68 (68)      | 19 (19)           | 4 (4)            | |Cpu8Bit|cpu:inst|cpu_cu:I2                                |
|       |cpu_du:I3|                       | 127 (127)   | 19        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 108 (108)    | 19 (19)           | 0 (0)            | |Cpu8Bit|cpu:inst|cpu_du:I3                                |
|       |cpu_iu:I1|                       | 181 (181)   | 90        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 91 (91)      | 10 (10)           | 80 (80)          | |Cpu8Bit|cpu:inst|cpu_iu:I1                                |
|       |cpu_oa:I4|                       | 185 (185)   | 42        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 143 (143)    | 9 (9)             | 33 (33)          | |Cpu8Bit|cpu:inst|cpu_oa:I4                                |
|    |ctrl8cpu:inst5|                     | 30 (30)     | 9         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 21 (21)      | 1 (1)             | 8 (8)            | |Cpu8Bit|ctrl8cpu:inst5                                    |
|    |inout4reg:inst10|                   | 87 (87)     | 44        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 43 (43)      | 8 (8)             | 36 (36)          | |Cpu8Bit|inout4reg:inst10                                  |
|    |interrupt:inst3|                    | 53 (53)     | 40        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 13 (13)      | 0 (0)             | 40 (40)          | |Cpu8Bit|interrupt:inst3                                   |
|    |lpm_ram_dq0:inst7|                  | 0 (0)       | 0         | 2048        | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_ram_dq0:inst7                                 |
|       |altsyncram:altsyncram_component| | 0 (0)       | 0         | 2048        | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_ram_dq0:inst7|altsyncram:altsyncram_component |
|    |lpm_rom0:inst6|                     | 0 (0)       | 0         | 14336       | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_rom0:inst6                                    |
|       |altsyncram:altsyncram_component| | 0 (0)       | 0         | 14336       | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_rom0:inst6|altsyncram:altsyncram_component    |
|    |timer:inst2|                        | 82 (82)     | 25        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 57 (57)      | 8 (8)             | 17 (17)          | |Cpu8Bit|timer:inst2                                       |
|    |tx_uart:inst1|                      | 245 (245)   | 70        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 175 (175)    | 0 (0)             | 70 (70)          | |Cpu8Bit|tx_uart:inst1                                     |
+-----------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Device Options                                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------+--------------------------+
| Option                                                           | Setting                  |
+------------------------------------------------------------------+--------------------------+
| Auto-restart configuration after error                           | Off                      |
| Release clears before tri-states                                 | Off                      |
| Enable user-supplied start-up clock (CLKUSR)                     | Off                      |
| Enable device-wide reset (DEV_CLRn)                              | Off                      |
| Enable device-wide output enable (DEV_OE)                        | Off                      |
| Enable INIT_DONE output                                          | Off                      |
| Auto-increment JTAG user code for multiple configuration devices | On                       |
| Disable CONF_DONE and nSTATUS pull-ups on configuration device   | Off                      |
| Generate compressed bitstreams                                   | Off                      |
| Generate Tabular Text File (.ttf)                                | Off                      |
| Generate Raw Binary File (.rbf)                                  | Off                      |
| Generate Hexadecimal Output File (.hexout)                       | Off                      |
| Configuration scheme                                             | Passive Serial           |
| Hexadecimal Output File count direction                          | Up                       |
| Hexadecimal Output File start address                            | 0                        |
| Reserve all unused pins                                          | As output driving ground |
| Configuration device                                             | EPC2                     |
| Base pin-out file on sameframe device                            | Off                      |
| Auto user code                                                   | Off                      |
| Configuration device auto user code                              | Off                      |
| JTAG user code for target device                                 | 0XFFFFFFFF               |
| JTAG user code for configuration device                          | 0XFFFFFFFF               |
+------------------------------------------------------------------+--------------------------+

+-----------------------------------------------------------------------------+
| Equations                                                                   |
+-----------------------------------------------------------------------------+
The equations can be found in C:\CpuGen\Applications\Cpu8Bit\Altera\Cpu8Bit.eqn.htm.

+-----------------------------------------------------------------------------+
| Floorplan View                                                              |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
| Pin-Out File                                                                |
+-----------------------------------------------------------------------------+
The pin-out file can be found in C:\CpuGen\Applications\Cpu8Bit\Altera\Cpu8Bit.pin.

+-----------------------------------------------------------------------------+
| Resource Usage Summary                                                      |
+-----------------------------------------------------------------------------+
+----------------------------+--------------------------+
| Resource                   | Usage                    |
+----------------------------+--------------------------+
| Logic cells                | 1,203 / 2,910 ( 41 % )   |
| Registers                  | 362 / 3,105 ( 11 % )     |
| User inserted logic cells  | 0                        |
| I/O pins                   | 41 / 65 ( 63 % )         |
| Clock pins                 | 1                        |
| Dedicated input pins       | 0                        |
| Global signals             | 1                        |
| M4Ks                       | 5 / 13 ( 38 % )          |
| Total memory bits          | 16,384 / 59,904 ( 27 % ) |
| Total RAM block bits       | 23,040 / 59,904 ( 38 % ) |
| PLLs                       | 0 / 1 ( 0 % )            |
| Global clocks              | 1 / 8 ( 12 % )           |
| Maximum fan-out node       | UCLK                     |
| Maximum fan-out            | 367                      |
| Total fan-out              | 5002                     |
| Average fan-out            | 4.00                     |
+----------------------------+--------------------------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+-----------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------+
| Compilation Hierarchy Node              | Logic Cells | Registers | Memory Bits | DSP Elements | DSP 9x9 | DSP 18x18 | DSP 36x36 | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                        |
+-----------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------+
| |Cpu8Bit                                | 1203 (188)  | 362       | 16384       | 0            | 0       | 0         | 0         | 41   | 0            | 841 (188)    | 0 (0)             | 362 (0)          | |Cpu8Bit                                                   |
|    |cpu:inst|                           | 535 (0)     | 174       | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 361 (0)      | 0 (0)             | 174 (0)          | |Cpu8Bit|cpu:inst                                          |
|       |cpu_cu:I2|                       | 79 (79)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 56 (56)      | 0 (0)             | 23 (23)          | |Cpu8Bit|cpu:inst|cpu_cu:I2                                |
|       |cpu_du:I3|                       | 103 (103)   | 19        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 84 (84)      | 0 (0)             | 19 (19)          | |Cpu8Bit|cpu:inst|cpu_du:I3                                |
|       |cpu_iu:I1|                       | 170 (170)   | 90        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 80 (80)      | 0 (0)             | 90 (90)          | |Cpu8Bit|cpu:inst|cpu_iu:I1                                |
|       |cpu_oa:I4|                       | 183 (183)   | 42        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 141 (141)    | 0 (0)             | 42 (42)          | |Cpu8Bit|cpu:inst|cpu_oa:I4                                |
|    |ctrl8cpu:inst5|                     | 29 (29)     | 9         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 20 (20)      | 0 (0)             | 9 (9)            | |Cpu8Bit|ctrl8cpu:inst5                                    |
|    |inout4reg:inst10|                   | 79 (79)     | 44        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 35 (35)      | 0 (0)             | 44 (44)          | |Cpu8Bit|inout4reg:inst10                                  |
|    |interrupt:inst3|                    | 53 (53)     | 40        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 13 (13)      | 0 (0)             | 40 (40)          | |Cpu8Bit|interrupt:inst3                                   |
|    |lpm_ram_dq0:inst7|                  | 0 (0)       | 0         | 2048        | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_ram_dq0:inst7                                 |
|       |altsyncram:altsyncram_component| | 0 (0)       | 0         | 2048        | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_ram_dq0:inst7|altsyncram:altsyncram_component |
|    |lpm_rom0:inst6|                     | 0 (0)       | 0         | 14336       | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_rom0:inst6                                    |
|       |altsyncram:altsyncram_component| | 0 (0)       | 0         | 14336       | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 0 (0)             | 0 (0)            | |Cpu8Bit|lpm_rom0:inst6|altsyncram:altsyncram_component    |
|    |timer:inst2|                        | 74 (74)     | 25        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 49 (49)      | 0 (0)             | 25 (25)          | |Cpu8Bit|timer:inst2                                       |
|    |tx_uart:inst1|                      | 245 (245)   | 70        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 175 (175)    | 0 (0)             | 70 (70)          | |Cpu8Bit|tx_uart:inst1                                     |
+-----------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Input Pins                                                                  |
+-----------------------------------------------------------------------------+
+-----------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+
| Name      | Pin # | X coordinate | Y coordinate | Cell number | Combinational Fan-Out | Registered Fan-Out | Global | Input Register | Power Up High | PCI I/O Enabled | Bus Hold | Weak Pull Up | I/O Standard | Termination |
+-----------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+
| IN_INT[0] | 73    | 27           | 11           | 0           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| IN_INT[1] | 98    | 6            | 14           | 1           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| IN_INT[2] | 70    | 27           | 9            | 0           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| IN_INT[3] | 29    | 6            | 0            | 0           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| IN_INT[4] | 79    | 22           | 14           | 1           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| IN_INT[5] | 50    | 26           | 0            | 0           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| UCLK      | 10    | 0            | 8            | 2           | 367                   | 0                  | yes    | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| nRESET    | 78    | 22           | 14           | 0           | 150                   | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
+-----------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+

+-----------------------------------------------------------------------------+
| Output Pins                                                                 |
+-----------------------------------------------------------------------------+
+------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| Name | Pin # | X coordinate | Y coordinate | Cell number | Output Register | Output Enable Register | Power Up High | Slow Slew Rate | PCI I/O Enabled | Open Drain | Bus Hold | Weak Pull Up | Turbo Bit | I/O Standard | Current Strength | Termination |
+------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| TXD  | 52    | 27           | 1            | 0           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
+------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+

+-----------------------------------------------------------------------------+
| Bidir Pins                                                                  |
+-----------------------------------------------------------------------------+
+----------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| Name     | Pin # | X coordinate | Y coordinate | Cell number | Combinational Fan-Out | Registered Fan-Out | Global | Input Register | Output Register | Output Enable Register | Power Up High | Slow Slew Rate | PCI I/O Enabled | Open Drain | Bus Hold | Weak Pull Up | Turbo Bit | I/O Standard | Current Strength | Termination |
+----------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| PORTA[0] | 65    | 27           | 7            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[1] | 91    | 8            | 14           | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[2] | 84    | 20           | 14           | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[3] | 34    | 8            | 0            | 2           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[4] | 92    | 8            | 14           | 2           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[5] | 57    | 27           | 4            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[6] | 41    | 20           | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTA[7] | 89    | 12           | 14           | 2           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[0] | 56    | 27           | 3            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[1] | 72    | 27           | 10           | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[2] | 86    | 18           | 14           | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[3] | 37    | 12           | 0            | 2           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[4] | 68    | 27           | 8            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[5] | 55    | 27           | 3            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[6] | 39    | 16           | 0            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTB[7] | 87    | 16           | 14           | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[0] | 47    | 22           | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[1] | 28    | 6            | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[2] | 40    | 18           | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[3] | 35    | 8            | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[4] | 90    | 10           | 14           | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[5] | 48    | 22           | 0            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[6] | 85    | 20           | 14           | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTC[7] | 88    | 16           | 14           | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[0] | 53    | 27           | 2            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[1] | 71    | 27           | 10           | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[2] | 49    | 26           | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[3] | 36    | 10           | 0            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[4] | 69    | 27           | 9            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[5] | 54    | 27           | 2            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[6] | 42    | 20           | 0            | 0           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
| PORTD[7] | 38    | 16           | 0            | 1           | 2                     | 0                  | no     | no             | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 12mA             | Off         |
+----------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+

+-----------------------------------------------------------------------------+
| Delay Chain Summary                                                         |
+-----------------------------------------------------------------------------+
+-----------+----------+---------------+---------------+-----------------------+-----+
| Name      | Pin Type | Pad to Core 0 | Pad to Core 1 | Pad to Input Register | TCO |
+-----------+----------+---------------+---------------+-----------------------+-----+
| nRESET    | Input    | ON            | ON            | OFF                   | OFF |
| UCLK      | Input    | OFF           | OFF           | OFF                   | OFF |
| IN_INT[2] | Input    | ON            | ON            | OFF                   | OFF |
| IN_INT[3] | Input    | ON            | ON            | OFF                   | OFF |
| IN_INT[4] | Input    | ON            | ON            | OFF                   | OFF |
| IN_INT[0] | Input    | ON            | ON            | OFF                   | OFF |
| IN_INT[1] | Input    | ON            | ON            | OFF                   | OFF |
| IN_INT[5] | Input    | ON            | ON            | OFF                   | OFF |
| TXD       | Output   | OFF           | OFF           | OFF                   | OFF |
| PORTA[7]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[6]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[5]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[4]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[3]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[2]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[1]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTA[0]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[7]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[6]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[5]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[4]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[3]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[2]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[1]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTB[0]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[7]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[6]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[5]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[4]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[3]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[2]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[1]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTC[0]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[7]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[6]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[5]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[4]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[3]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[2]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[1]  | Bidir    | ON            | ON            | OFF                   | OFF |
| PORTD[0]  | Bidir    | ON            | ON            | OFF                   | OFF |
+-----------+----------+---------------+---------------+-----------------------+-----+

+-----------------------------------------------------------------------------+
| I/O Bank Usage                                                              |
+-----------------------------------------------------------------------------+
+--------+------------------+
| Bank # | Usage            |
+--------+------------------+
| 1      | 1 / 14 ( 7 % )   |
| 2      | 12 / 17 ( 70 % ) |
| 3      | 13 / 17 ( 76 % ) |
| 4      | 15 / 17 ( 88 % ) |
+--------+------------------+

+-----------------------------------------------------------------------------+
| All Package Pins                                                            |
+-----------------------------------------------------------------------------+
+-------+--------+------------+--------------+---------+------------+
| Pin # | Bank # | Usage      | I/O Standard | Voltage | I/O Type   |
+-------+--------+------------+--------------+---------+------------+
| 1     | 1      | GND*       |              |         | Row I/O    |
| 2     | 1      | GND*       |              |         | Row I/O    |
| 3     | 1      | GND*       |              |         | Row I/O    |
| 4     | 1      | GND*       |              |         | Row I/O    |
| 5     | 1      | GND*       |              |         | Row I/O    |
| 6     | 1      | GND*       |              |         | Row I/O    |
| 7     | 1      | ^DATA0     |              |         | --         |
| 8     | 1      | ^nCONFIG   |              |         | --         |
| 9     | 1      | VCCA_PLL1  |              | 1.5V    | --         |
| 10    | 1      | UCLK       | LVTTL        |         | Row I/O    |
| 11    | 1      | GNDA_PLL1  |              |         | --         |
| 12    | 1      | ^nCEO      |              |         | --         |
| 13    | 1      | ^nCE       |              |         | --         |
| 14    | 1      | ^MSEL0     |              |         | --         |
| 15    | 1      | ^MSEL1     |              |         | --         |
| 16    | 1      | ^DCLK      |              |         | --         |
| 17    | 1      | GND*       |              |         | Row I/O    |
| 18    | 1      | VCCIO1     |              | 3.3V    | --         |
| 19    | 1      | GND        |              |         | --         |
| 20    | 1      | GND*       |              |         | Row I/O    |
| 21    | 1      | GND*       |              |         | Row I/O    |
| 22    | 1      | GND*       |              |         | Row I/O    |
| 23    | 1      | GND*       |              |         | Row I/O    |
| 24    | 1      | GND*       |              |         | Row I/O    |
| 25    | 1      | GND*       |              |         | Row I/O    |
| 26    | 4      | GND*       |              |         | Column I/O |
| 27    | 4      | GND*       |              |         | Column I/O |
| 28    | 4      | PORTC[1]   | LVTTL        |         | Column I/O |
| 29    | 4      | IN_INT[3]  | LVTTL        |         | Column I/O |
| 30    | 1      | GND        |              |         | --         |
| 31    | 4      | VCCIO4     |              | 3.3V    | --         |
| 32    | 1      | GND        |              |         | --         |
| 33    | 1      | VCCINT     |              | 1.5V    | --         |
| 34    | 4      | PORTA[3]   | LVTTL        |         | Column I/O |
| 35    | 4      | PORTC[3]   | LVTTL        |         | Column I/O |
| 36    | 4      | PORTD[3]   | LVTTL        |         | Column I/O |
| 37    | 4      | PORTB[3]   | LVTTL        |         | Column I/O |
| 38    | 4      | PORTD[7]   | LVTTL        |         | Column I/O |
| 39    | 4      | PORTB[6]   | LVTTL        |         | Column I/O |
| 40    | 4      | PORTC[2]   | LVTTL        |         | Column I/O |
| 41    | 4      | PORTA[6]   | LVTTL        |         | Column I/O |
| 42    | 4      | PORTD[6]   | LVTTL        |         | Column I/O |
| 43    | 1      | GND        |              |         | --         |
| 44    | 1      | VCCINT     |              | 1.5V    | --         |
| 45    | 1      | GND        |              |         | --         |
| 46    | 4      | VCCIO4     |              | 3.3V    | --         |
| 47    | 4      | PORTC[0]   | LVTTL        |         | Column I/O |
| 48    | 4      | PORTC[5]   | LVTTL        |         | Column I/O |
| 49    | 4      | PORTD[2]   | LVTTL        |         | Column I/O |
| 50    | 4      | IN_INT[5]  | LVTTL        |         | Column I/O |
| 51    | 3      | GND*       |              |         | Row I/O    |
| 52    | 3      | TXD        | LVTTL        |         | Row I/O    |
| 53    | 3      | PORTD[0]   | LVTTL        |         | Row I/O    |
| 54    | 3      | PORTD[5]   | LVTTL        |         | Row I/O    |
| 55    | 3      | PORTB[5]   | LVTTL        |         | Row I/O    |
| 56    | 3      | PORTB[0]   | LVTTL        |         | Row I/O    |
| 57    | 3      | PORTA[5]   | LVTTL        |         | Row I/O    |
| 58    | 1      | GND        |              |         | --         |
| 59    | 3      | VCCIO3     |              | 3.3V    | --         |
| 60    | 3      | ^CONF_DONE |              |         | --         |
| 61    | 3      | ^nSTATUS   |              |         | --         |
| 62    | 3      | #TCK       |              |         | --         |
| 63    | 3      | #TMS       |              |         | --         |
| 64    | 3      | #TDO       |              |         | --         |
| 65    | 3      | PORTA[0]   | LVTTL        |         | Row I/O    |
| 66    | 3      | GND+       |              |         | Row I/O    |
| 67    | 3      | #TDI       |              |         | --         |
| 68    | 3      | PORTB[4]   | LVTTL        |         | Row I/O    |
| 69    | 3      | PORTD[4]   | LVTTL        |         | Row I/O    |
| 70    | 3      | IN_INT[2]  | LVTTL        |         | Row I/O    |
| 71    | 3      | PORTD[1]   | LVTTL        |         | Row I/O    |
| 72    | 3      | PORTB[1]   | LVTTL        |         | Row I/O    |
| 73    | 3      | IN_INT[0]  | LVTTL        |         | Row I/O    |
| 74    | 3      | GND*       |              |         | Row I/O    |
| 75    | 3      | GND*       |              |         | Row I/O    |
| 76    | 2      | GND*       |              |         | Column I/O |
| 77    | 2      | GND*       |              |         | Column I/O |
| 78    | 2      | nRESET     | LVTTL        |         | Column I/O |
| 79    | 2      | IN_INT[4]  | LVTTL        |         | Column I/O |
| 80    | 2      | VCCIO2     |              | 3.3V    | --         |
| 81    | 1      | GND        |              |         | --         |
| 82    | 1      | VCCINT     |              | 1.5V    | --         |
| 83    | 1      | GND        |              |         | --         |
| 84    | 2      | PORTA[2]   | LVTTL        |         | Column I/O |
| 85    | 2      | PORTC[6]   | LVTTL        |         | Column I/O |
| 86    | 2      | PORTB[2]   | LVTTL        |         | Column I/O |
| 87    | 2      | PORTB[7]   | LVTTL        |         | Column I/O |
| 88    | 2      | PORTC[7]   | LVTTL        |         | Column I/O |
| 89    | 2      | PORTA[7]   | LVTTL        |         | Column I/O |
| 90    | 2      | PORTC[4]   | LVTTL        |         | Column I/O |
| 91    | 2      | PORTA[1]   | LVTTL        |         | Column I/O |
| 92    | 2      | PORTA[4]   | LVTTL        |         | Column I/O |
| 93    | 1      | VCCINT     |              | 1.5V    | --         |
| 94    | 1      | GND        |              |         | --         |
| 95    | 2      | VCCIO2     |              | 3.3V    | --         |
| 96    | 1      | GND        |              |         | --         |
| 97    | 2      | GND*       |              |         | Column I/O |
| 98    | 2      | IN_INT[1]  | LVTTL        |         | Column I/O |
| 99    | 2      | GND*       |              |         | Column I/O |
| 100   | 2      | GND*       |              |         | Column I/O |
+-------+--------+------------+--------------+---------+------------+

+-----------------------------------------------------------------------------+
| Control Signals                                                             |
+-----------------------------------------------------------------------------+
+--------------------------------+---------------+---------+---------------+--------+----------------------+
| Name                           | Location      | Fan-Out | Usage         | Global | Global Resource Used |
+--------------------------------+---------------+---------+---------------+--------+----------------------+
| UCLK                           | 10            | 367     | Clock         | yes    | Global clock         |
| cpu:inst|cpu_cu:I2|i~86        | LC_X9_Y9_N8   | 9       | Clock enable  | no     | --                   |
| cpu:inst|cpu_cu:I2|nreset_i~14 | LC_X11_Y11_N2 | 24      | Clock enable  | no     | --                   |
| cpu:inst|cpu_iu:I1|nreset_i~37 | LC_X9_Y11_N6  | 97      | Clock enable  | no     | --                   |
| cpu:inst|cpu_oa:I4|ireg_i[0]~0 | LC_X9_Y10_N1  | 16      | Clock enable  | no     | --                   |
| ctrl8cpu:inst5|i~63            | LC_X11_Y8_N4  | 1       | Write enable  | no     | --                   |
| inout4reg:inst10|i~42          | LC_X17_Y5_N8  | 8       | Output enable | no     | --                   |
| inout4reg:inst10|i~43          | LC_X17_Y4_N2  | 8       | Output enable | no     | --                   |
| inout4reg:inst10|i~44          | LC_X15_Y7_N7  | 8       | Output enable | no     | --                   |
| inout4reg:inst10|i~45          | LC_X17_Y5_N9  | 8       | Output enable | no     | --                   |
| timer:inst2|tmr_count[7]~0     | LC_X16_Y7_N5  | 8       | Clock enable  | no     | --                   |
+--------------------------------+---------------+---------+---------------+--------+----------------------+

+-----------------------------------------------------------------------------+
| Global & Other Fast Signals                                                 |
+-----------------------------------------------------------------------------+
+------+----------+---------+----------------------+
| Name | Location | Fan-Out | Global Resource Used |
+------+----------+---------+----------------------+
| UCLK | 10       | 367     | Global clock         |
+------+----------+---------+----------------------+

+-----------------------------------------------------------------------------+
| Non-Global High Fan-Out Signals                                             |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------+---------+
| Name                                                           | Fan-Out |
+----------------------------------------------------------------+---------+
| cpu:inst|cpu_oa:I4|nreset_c                                    | 167     |
| cpu:inst|cpu_cu:I2|pc_mux_x[1]~68                              | 156     |
| cpu:inst|cpu_cu:I2|pc_mux_x[0]~36                              | 155     |
| nRESET                                                         | 150     |
| cpu:inst|cpu_cu:I2|i~14                                        | 104     |
| cpu:inst|cpu_cu:I2|pc_mux_x[2]~879                             | 71      |
| tx_uart:inst1|tx_uart_busy                                     | 58      |
| tx_uart:inst1|tx_uart_busy0                                    | 57      |
| cpu:inst|cpu_oa:I4|daddr_x[1]~166                              | 52      |
| cpu:inst|cpu_cu:I2|data_t_y[0]                                 | 49      |
| cpu:inst|cpu_cu:I2|data_t_y[1]                                 | 43      |
| tx_uart:inst1|i~8405                                           | 38      |
| cpu:inst|cpu_cu:I2|data_t_y[2]                                 | 36      |
| cpu:inst|cpu_du:I3|i~86                                        | 36      |
| cpu:inst|cpu_cu:I2|nreset_d                                    | 35      |
| cpu:inst|cpu_oa:I4|i~76                                        | 33      |
| tx_uart:inst1|i~8793                                           | 33      |
| lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1] | 32      |
| lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][7] | 30      |
| tx_uart:inst1|i~8409                                           | 30      |
| cpu:inst|cpu_cu:I2|we~2                                        | 29      |
| cpu:inst|cpu_oa:I4|reduce_nor_126                              | 28      |
| tx_uart:inst1|i~2                                              | 27      |
| cpu:inst|cpu_cu:I2|istr_op_c                                   | 26      |
| cpu:inst|cpu_cu:I2|data_c_y[1]                                 | 26      |
| cpu:inst|cpu_cu:I2|pc_mux_x[0]~7                               | 23      |
| cpu:inst|cpu_cu:I2|i~32                                        | 23      |
| cpu:inst|cpu_cu:I2|pc_mux_x[0]~74                              | 22      |
| cpu:inst|cpu_cu:I2|re~16                                       | 21      |
| cpu:inst|cpu_cu:I2|pc_mux_x[2]~24                              | 20      |
| ctrl8cpu:inst5|ctrl_data_c[4]                                  | 19      |
| cpu:inst|cpu_du:I3|acc_c[1]                                    | 19      |
| cpu:inst|cpu_du:I3|acc_c[2]                                    | 19      |
| ctrl8cpu:inst5|ctrl_data_c[5]                                  | 18      |
| cpu:inst|cpu_du:I3|acc_c[4]                                    | 18      |
| cpu:inst|cpu_oa:I4|data_ix[0]~2056                             | 18      |
| cpu:inst|cpu_du:I3|acc_c[0]                                    | 18      |
| timer:inst2|i~267                                              | 17      |
| cpu:inst|cpu_du:I3|acc_c[6]                                    | 17      |
| cpu:inst|cpu_du:I3|acc_c[3]                                    | 17      |
| cpu:inst|cpu_cu:I2|re~10                                       | 17      |
| cpu:inst|cpu_cu:I2|int_stop~reg0                               | 17      |
| cpu:inst|cpu_oa:I4|ireg_i[0]~0                                 | 16      |
| timer:inst2|i~160                                              | 16      |
| inout4reg:inst10|i~481                                         | 16      |
| inout4reg:inst10|i~482                                         | 16      |
| cpu:inst|cpu_oa:I4|add_127_rtl_2~528                           | 16      |
| cpu:inst|cpu_du:I3|acc_c[5]                                    | 16      |
| cpu:inst|cpu_du:I3|acc_c[7]                                    | 16      |
| inout4reg:inst10|i~479                                         | 16      |
+----------------------------------------------------------------+---------+

+-----------------------------------------------------------------------------+
| RAM Summary                                                                 |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------+------+-------------+---------------------------------------------------+--------------+--------------+--------------+--------------+-------+------+------------+
| Name                                                                       | Type | Mode        | Location                                          | Port A Depth | Port A Width | Port B Depth | Port B Width | Size  | M4Ks | MIF        |
+----------------------------------------------------------------------------+------+-------------+---------------------------------------------------+--------------+--------------+--------------+--------------+-------+------+------------+
| lpm_ram_dq0:inst7|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION | AUTO | Single Port | M4K_X13_Y6                                        | 256          | 8            | Not Used     | Not Used     | 2048  | 1    | ../ram.mif |
| lpm_rom0:inst6|altsyncram:altsyncram_component|ALTSYNCRAM INSTANTIATION    | AUTO | ROM         | M4K_X13_Y9, M4K_X13_Y11, M4K_X13_Y10, M4K_X13_Y12 | 1024         | 14           | Not Used     | Not Used     | 14336 | 4    | ../rom.mif |
+----------------------------------------------------------------------------+------+-------------+---------------------------------------------------+--------------+--------------+--------------+--------------+-------+------+------------+

+-----------------------------------------------------------------------------+
| Output Pin Load For Reported TCO                                            |
+-----------------------------------------------------------------------------+
+---------------------+-------+------------------------------------+
| I/O Standard        | Load  | Termination Resistance             |
+---------------------+-------+------------------------------------+
| LVTTL               | 10 pF | Not Available                      |
| LVCMOS              | 10 pF | Not Available                      |
| 2.5 V               | 10 pF | Not Available                      |
| 1.8 V               | 10 pF | Not Available                      |
| 1.5 V               | 10 pF | Not Available                      |
| SSTL-3 Class I      | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-3 Class II     | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-2 Class I      | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-2 Class II     | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| LVDS                | 4 pF  | 100 Ohm                            |
| Differential SSTL-2 | 30 pF | (See SSTL-2)                       |
+---------------------+-------+------------------------------------+

+-----------------------------------------------------------------------------+
| Interconnect Usage Summary                                                  |
+-----------------------------------------------------------------------------+
+----------------------------+-------------------------+
| Interconnect Resource Type | Usage                   |
+----------------------------+-------------------------+
| C4s                        | 1,270 / 8,840 ( 14 % )  |
| Direct links               | 207 / 11,506 ( 1 % )    |
| Global clocks              | 1 / 8 ( 12 % )          |
| LAB clocks                 | 21 / 156 ( 13 % )       |
| LUT chains                 | 278 / 2,619 ( 10 % )    |
| Local interconnects        | 2,197 / 11,506 ( 19 % ) |
| M4K buffers                | 22 / 468 ( 4 % )        |
| R4s                        | 1,193 / 7,520 ( 15 % )  |
+----------------------------+-------------------------+

+-----------------------------------------------------------------------------+
| LAB Logic Elements                                                          |
+-----------------------------------------------------------------------------+
+--------------------------------------------+-------------------------------+
| Number of Logic Elements  (Average = 8.24) | Number of LABs  (Total = 146) |
+--------------------------------------------+-------------------------------+
| 1                                          | 8                             |
| 2                                          | 3                             |
| 3                                          | 6                             |
| 4                                          | 4                             |
| 5                                          | 3                             |
| 6                                          | 5                             |
| 7                                          | 8                             |
| 8                                          | 6                             |
| 9                                          | 24                            |
| 10                                         | 79                            |
+--------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB-wide Signals                                                            |
+-----------------------------------------------------------------------------+
+------------------------------------+-------------------------------+
| LAB-wide Signals  (Average = 1.18) | Number of LABs  (Total = 146) |
+------------------------------------+-------------------------------+
| 1 Clock                            | 122                           |
| 1 Clock enable                     | 50                            |
+------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB Signals Sourced                                                         |
+-----------------------------------------------------------------------------+
+---------------------------------------------+-------------------------------+
| Number of Signals Sourced  (Average = 8.54) | Number of LABs  (Total = 146) |
+---------------------------------------------+-------------------------------+
| 0                                           | 0                             |
| 1                                           | 8                             |
| 2                                           | 3                             |
| 3                                           | 6                             |
| 4                                           | 4                             |
| 5                                           | 2                             |
| 6                                           | 5                             |
| 7                                           | 8                             |
| 8                                           | 6                             |
| 9                                           | 23                            |
| 10                                          | 57                            |
| 11                                          | 20                            |
| 12                                          | 1                             |
| 13                                          | 0                             |
| 14                                          | 1                             |
| 15                                          | 0                             |
| 16                                          | 2                             |
+---------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB Signals Sourced Out                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------------------+-------------------------------+
| Number of Signals Sourced Out  (Average = 4.26) | Number of LABs  (Total = 146) |
+-------------------------------------------------+-------------------------------+
| 0                                               | 0                             |
| 1                                               | 19                            |
| 2                                               | 21                            |
| 3                                               | 31                            |
| 4                                               | 16                            |
| 5                                               | 21                            |
| 6                                               | 15                            |
| 7                                               | 6                             |
| 8                                               | 5                             |
| 9                                               | 2                             |
| 10                                              | 6                             |
| 11                                              | 3                             |
| 12                                              | 0                             |
| 13                                              | 0                             |
| 14                                              | 0                             |
| 15                                              | 0                             |
| 16                                              | 1                             |
+-------------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB Distinct Inputs                                                         |
+-----------------------------------------------------------------------------+
+----------------------------------------------+-------------------------------+
| Number of Distinct Inputs  (Average = 13.59) | Number of LABs  (Total = 146) |
+----------------------------------------------+-------------------------------+
| 0                                            | 0                             |
| 1                                            | 0                             |
| 2                                            | 1                             |
| 3                                            | 2                             |
| 4                                            | 3                             |
| 5                                            | 2                             |
| 6                                            | 2                             |
| 7                                            | 5                             |
| 8                                            | 9                             |
| 9                                            | 10                            |
| 10                                           | 6                             |
| 11                                           | 11                            |
| 12                                           | 15                            |
| 13                                           | 8                             |
| 14                                           | 8                             |
| 15                                           | 14                            |
| 16                                           | 8                             |
| 17                                           | 6                             |
| 18                                           | 9                             |
| 19                                           | 6                             |
| 20                                           | 4                             |
| 21                                           | 7                             |
| 22                                           | 5                             |
| 23                                           | 5                             |
+----------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| Timing Settings                                                             |
+-----------------------------------------------------------------------------+
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| Assignment File | Source Name | Destination Name | Option                                                           | Setting            |
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| cpu8bit.psf     |             |                  | Include external delays to/from device pins in fmax calculations | Off                |
| cpu8bit.psf     |             |                  | Run All Timing Analyses                                          | Off                |
| cpu8bit.psf     |             |                  | Ignore user-defined clock settings                               | Off                |
| cpu8bit.psf     |             |                  | Default hold multicycle                                          | Same As Multicycle |
| cpu8bit.psf     |             |                  | Cut off feedback from I/O pins                                   | On                 |
| cpu8bit.psf     |             |                  | Cut off clear and preset signal paths                            | On                 |
| cpu8bit.psf     |             |                  | Cut off read during write signal paths                           | On                 |
| cpu8bit.psf     |             |                  | Cut paths between unrelated clock domains                        | On                 |
| cpu8bit.psf     |             |                  | Number of paths to report                                        | 200                |
| cpu8bit.psf     |             |                  | Number of destination nodes to report                            | 10                 |
| cpu8bit.psf     |             |                  | Number of source nodes to report per destination node            | 10                 |
| cpu8bit.psf     |             |                  | Maximum Strongly Connected Component loop size                   | 50                 |
|                 |             |                  | Device name                                                      | EP1C3T100C8        |
| Cpu8Bit.esf     |             | UCLK             | Clock Settings                                                   | Uclk               |
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| fmax (not incl. delays to/from pins)                                        |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------+---------------+------------------------------------------------------------+
| Clock Name                                                     | Required fmax | Actual fmax (period)                                       |
|    -- Destination Register Name                                |               |                                                            |
|       -- Source Register Name                                  |               |                                                            |
+----------------------------------------------------------------+---------------+------------------------------------------------------------+
| UCLK                                                           | 33.0 MHz      | 39.03 MHz ( period = 25.620 ns )                           |
|    -- cpu:inst|cpu_du:I3|acc_i[3]                              | 33.0 MHz      | 39.03 MHz ( period = 25.620 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 39.03 MHz ( period = 25.620 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 39.11 MHz ( period = 25.567 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 39.38 MHz ( period = 25.395 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 39.58 MHz ( period = 25.266 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 39.66 MHz ( period = 25.213 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 39.87 MHz ( period = 25.080 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 39.99 MHz ( period = 25.005 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 40.00 MHz ( period = 24.999 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 40.08 MHz ( period = 24.951 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 40.15 MHz ( period = 24.905 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_i[8]                              | 33.0 MHz      | 39.57 MHz ( period = 25.269 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 39.57 MHz ( period = 25.269 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 39.66 MHz ( period = 25.216 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 39.93 MHz ( period = 25.044 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 40.14 MHz ( period = 24.915 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 40.22 MHz ( period = 24.862 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 40.44 MHz ( period = 24.729 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 40.56 MHz ( period = 24.654 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 40.57 MHz ( period = 24.648 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 40.65 MHz ( period = 24.600 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 40.73 MHz ( period = 24.554 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_c[3]                              | 33.0 MHz      | 39.65 MHz ( period = 25.223 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 39.65 MHz ( period = 25.223 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 39.73 MHz ( period = 25.170 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.00 MHz ( period = 24.998 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 40.21 MHz ( period = 24.869 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 40.30 MHz ( period = 24.816 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 40.51 MHz ( period = 24.683 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 40.64 MHz ( period = 24.608 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 40.65 MHz ( period = 24.602 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 40.73 MHz ( period = 24.554 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 40.80 MHz ( period = 24.508 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_i[6]                              | 33.0 MHz      | 39.87 MHz ( period = 25.084 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 39.87 MHz ( period = 25.084 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 39.95 MHz ( period = 25.031 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.23 MHz ( period = 24.859 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 40.44 MHz ( period = 24.730 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 40.52 MHz ( period = 24.677 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 40.74 MHz ( period = 24.544 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 40.87 MHz ( period = 24.469 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 40.88 MHz ( period = 24.463 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 40.96 MHz ( period = 24.415 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.04 MHz ( period = 24.369 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_i[7]                              | 33.0 MHz      | 40.02 MHz ( period = 24.990 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 40.02 MHz ( period = 24.990 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 40.10 MHz ( period = 24.937 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.38 MHz ( period = 24.765 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 40.59 MHz ( period = 24.636 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 40.68 MHz ( period = 24.583 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 40.90 MHz ( period = 24.450 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 41.03 MHz ( period = 24.375 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 41.04 MHz ( period = 24.369 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 41.12 MHz ( period = 24.321 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.19 MHz ( period = 24.275 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_c[2]                              | 33.0 MHz      | 40.07 MHz ( period = 24.954 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 40.07 MHz ( period = 24.954 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 40.16 MHz ( period = 24.901 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.44 MHz ( period = 24.729 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 40.65 MHz ( period = 24.600 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 40.74 MHz ( period = 24.547 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 40.96 MHz ( period = 24.414 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 41.09 MHz ( period = 24.339 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 41.10 MHz ( period = 24.333 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 41.18 MHz ( period = 24.285 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.26 MHz ( period = 24.239 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_c[1]                              | 33.0 MHz      | 40.17 MHz ( period = 24.893 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 40.17 MHz ( period = 24.893 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 40.26 MHz ( period = 24.840 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.54 MHz ( period = 24.668 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 40.75 MHz ( period = 24.539 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 40.84 MHz ( period = 24.486 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 41.06 MHz ( period = 24.353 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 41.19 MHz ( period = 24.278 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 41.20 MHz ( period = 24.272 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 41.28 MHz ( period = 24.224 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.36 MHz ( period = 24.178 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_i[4]                              | 33.0 MHz      | 40.49 MHz ( period = 24.697 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 40.49 MHz ( period = 24.697 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 40.58 MHz ( period = 24.644 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.86 MHz ( period = 24.472 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 41.08 MHz ( period = 24.343 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 41.17 MHz ( period = 24.290 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 41.40 MHz ( period = 24.157 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 41.52 MHz ( period = 24.082 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 41.54 MHz ( period = 24.076 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 41.62 MHz ( period = 24.028 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.70 MHz ( period = 23.982 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_c[6]                              | 33.0 MHz      | 40.50 MHz ( period = 24.694 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 40.50 MHz ( period = 24.694 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 40.58 MHz ( period = 24.641 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.87 MHz ( period = 24.469 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 41.08 MHz ( period = 24.340 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 41.17 MHz ( period = 24.287 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 41.40 MHz ( period = 24.154 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 41.53 MHz ( period = 24.079 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 41.54 MHz ( period = 24.073 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 41.62 MHz ( period = 24.025 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.70 MHz ( period = 23.979 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu:inst|cpu_du:I3|acc_c[0]                              | 33.0 MHz      | 40.59 MHz ( period = 24.636 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | 33.0 MHz      | 40.59 MHz ( period = 24.636 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | 33.0 MHz      | 40.68 MHz ( period = 24.583 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | 33.0 MHz      | 40.97 MHz ( period = 24.411 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | 33.0 MHz      | 41.18 MHz ( period = 24.282 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | 33.0 MHz      | 41.27 MHz ( period = 24.229 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | 33.0 MHz      | 41.50 MHz ( period = 24.096 ns )                           |
|       -- cpu:inst|cpu_cu:I2|nreset_d                           | 33.0 MHz      | 41.63 MHz ( period = 24.021 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | 33.0 MHz      | 41.64 MHz ( period = 24.015 ns )                           |
|       -- lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | 33.0 MHz      | 41.72 MHz ( period = 23.967 ns )                           |
|       -- cpu:inst|cpu_du:I3|acc_c[3]                           | 33.0 MHz      | 41.80 MHz ( period = 23.921 ns )                           |
|       -- Timing analysis results restricted.                   |               | To change the limit use Timing Settings (Assignments menu) |
|    -- Timing analysis results restricted.                      |               | To change the limit use Timing Settings (Assignments menu) |
+----------------------------------------------------------------+---------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Register-to-Register fmax                                                   |
+-----------------------------------------------------------------------------+
+-------------------------------------------------------+------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+
| Source Register Name                                  | Destination Register Name                                  | Source Clock Name | Destination Clock Name | Required fmax                    | Actual fmax (period)             |
+-------------------------------------------------------+------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.03 MHz ( period = 25.620 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.11 MHz ( period = 25.567 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.38 MHz ( period = 25.395 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.57 MHz ( period = 25.269 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.58 MHz ( period = 25.266 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.65 MHz ( period = 25.223 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.66 MHz ( period = 25.216 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.66 MHz ( period = 25.213 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.73 MHz ( period = 25.170 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.87 MHz ( period = 25.084 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.87 MHz ( period = 25.080 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.93 MHz ( period = 25.044 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.95 MHz ( period = 25.031 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 39.99 MHz ( period = 25.005 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.00 MHz ( period = 24.999 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.00 MHz ( period = 24.998 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.02 MHz ( period = 24.990 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.07 MHz ( period = 24.954 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.08 MHz ( period = 24.951 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.10 MHz ( period = 24.937 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.14 MHz ( period = 24.915 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.15 MHz ( period = 24.905 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.16 MHz ( period = 24.901 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.17 MHz ( period = 24.893 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.21 MHz ( period = 24.869 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.22 MHz ( period = 24.862 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.23 MHz ( period = 24.859 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.26 MHz ( period = 24.840 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.30 MHz ( period = 24.816 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.35 MHz ( period = 24.784 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.38 MHz ( period = 24.765 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.44 MHz ( period = 24.730 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.44 MHz ( period = 24.729 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.44 MHz ( period = 24.729 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.45 MHz ( period = 24.724 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.45 MHz ( period = 24.719 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.49 MHz ( period = 24.697 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.50 MHz ( period = 24.694 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.51 MHz ( period = 24.683 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.52 MHz ( period = 24.677 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.54 MHz ( period = 24.668 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.56 MHz ( period = 24.654 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.57 MHz ( period = 24.648 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.58 MHz ( period = 24.644 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.58 MHz ( period = 24.641 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.59 MHz ( period = 24.636 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.59 MHz ( period = 24.636 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.62 MHz ( period = 24.621 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.64 MHz ( period = 24.608 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.65 MHz ( period = 24.602 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.65 MHz ( period = 24.601 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.65 MHz ( period = 24.600 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.65 MHz ( period = 24.600 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.67 MHz ( period = 24.588 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.68 MHz ( period = 24.583 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.68 MHz ( period = 24.583 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.70 MHz ( period = 24.568 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.71 MHz ( period = 24.564 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.73 MHz ( period = 24.554 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.73 MHz ( period = 24.554 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.74 MHz ( period = 24.548 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.74 MHz ( period = 24.547 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.74 MHz ( period = 24.544 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.74 MHz ( period = 24.543 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.75 MHz ( period = 24.539 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.80 MHz ( period = 24.508 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.84 MHz ( period = 24.486 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.86 MHz ( period = 24.472 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.87 MHz ( period = 24.469 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.87 MHz ( period = 24.469 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.88 MHz ( period = 24.463 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.90 MHz ( period = 24.450 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.93 MHz ( period = 24.433 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.96 MHz ( period = 24.415 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.96 MHz ( period = 24.414 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.97 MHz ( period = 24.411 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 40.99 MHz ( period = 24.396 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.01 MHz ( period = 24.387 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.02 MHz ( period = 24.379 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.02 MHz ( period = 24.376 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.03 MHz ( period = 24.375 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.03 MHz ( period = 24.373 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.04 MHz ( period = 24.369 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.04 MHz ( period = 24.369 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.04 MHz ( period = 24.368 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.06 MHz ( period = 24.353 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.08 MHz ( period = 24.343 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.08 MHz ( period = 24.340 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.09 MHz ( period = 24.339 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.10 MHz ( period = 24.333 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.11 MHz ( period = 24.327 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.11 MHz ( period = 24.326 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.12 MHz ( period = 24.322 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.12 MHz ( period = 24.321 ns ) |
| cpu:inst|cpu_cu:I2|data_t_y[2]                        | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.16 MHz ( period = 24.297 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.17 MHz ( period = 24.290 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.17 MHz ( period = 24.287 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.18 MHz ( period = 24.285 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.18 MHz ( period = 24.282 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.19 MHz ( period = 24.278 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.19 MHz ( period = 24.275 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.20 MHz ( period = 24.272 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.21 MHz ( period = 24.267 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.24 MHz ( period = 24.248 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.24 MHz ( period = 24.247 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.26 MHz ( period = 24.239 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.26 MHz ( period = 24.237 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.27 MHz ( period = 24.229 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.28 MHz ( period = 24.224 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.30 MHz ( period = 24.214 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.30 MHz ( period = 24.213 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.33 MHz ( period = 24.194 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.34 MHz ( period = 24.192 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.34 MHz ( period = 24.191 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.34 MHz ( period = 24.188 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.35 MHz ( period = 24.183 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.36 MHz ( period = 24.178 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.38 MHz ( period = 24.167 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.40 MHz ( period = 24.157 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.40 MHz ( period = 24.154 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.40 MHz ( period = 24.154 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.40 MHz ( period = 24.154 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.41 MHz ( period = 24.146 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.46 MHz ( period = 24.118 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.50 MHz ( period = 24.096 ns ) |
| cpu:inst|cpu_du:I3|acc_c[0]                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.50 MHz ( period = 24.095 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.50 MHz ( period = 24.094 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.51 MHz ( period = 24.089 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.52 MHz ( period = 24.082 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.53 MHz ( period = 24.081 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.53 MHz ( period = 24.079 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.54 MHz ( period = 24.076 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.54 MHz ( period = 24.073 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.56 MHz ( period = 24.061 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.57 MHz ( period = 24.058 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.57 MHz ( period = 24.057 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.57 MHz ( period = 24.053 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.58 MHz ( period = 24.052 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.62 MHz ( period = 24.028 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.62 MHz ( period = 24.028 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.62 MHz ( period = 24.025 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.62 MHz ( period = 24.025 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.63 MHz ( period = 24.021 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.64 MHz ( period = 24.015 ns ) |
| cpu:inst|cpu_du:I3|nreset_e                           | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.65 MHz ( period = 24.007 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.65 MHz ( period = 24.007 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.66 MHz ( period = 24.006 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.66 MHz ( period = 24.003 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.67 MHz ( period = 24.000 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.67 MHz ( period = 23.997 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.68 MHz ( period = 23.992 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] | cpu:inst|cpu_du:I3|acc_c[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.69 MHz ( period = 23.988 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.69 MHz ( period = 23.986 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.70 MHz ( period = 23.982 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.70 MHz ( period = 23.980 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.70 MHz ( period = 23.979 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.72 MHz ( period = 23.972 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.72 MHz ( period = 23.967 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.74 MHz ( period = 23.958 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.75 MHz ( period = 23.952 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.75 MHz ( period = 23.950 ns ) |
| cpu:inst|cpu_cu:I2|data_t_y[2]                        | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.76 MHz ( period = 23.946 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] | cpu:inst|cpu_du:I3|acc_c[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.78 MHz ( period = 23.935 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.78 MHz ( period = 23.934 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.79 MHz ( period = 23.932 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.80 MHz ( period = 23.922 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.80 MHz ( period = 23.921 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_i[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.82 MHz ( period = 23.913 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.83 MHz ( period = 23.906 ns ) |
| cpu:inst|cpu_cu:I2|data_t_y[2]                        | cpu:inst|cpu_du:I3|acc_c[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.84 MHz ( period = 23.900 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.84 MHz ( period = 23.898 ns ) |
| cpu:inst|cpu_du:I3|acc_c[3]                           | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.87 MHz ( period = 23.886 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_c[2]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.88 MHz ( period = 23.877 ns ) |
| cpu:inst|cpu_du:I3|acc_c[4]                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.91 MHz ( period = 23.861 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.91 MHz ( period = 23.861 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.91 MHz ( period = 23.858 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.95 MHz ( period = 23.839 ns ) |
| cpu:inst|cpu_du:I3|acc_c[7]                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.95 MHz ( period = 23.837 ns ) |
| cpu:inst|cpu_cu:I2|int_c                              | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.96 MHz ( period = 23.831 ns ) |
| cpu:inst|cpu_du:I3|acc_c[5]                           | cpu:inst|cpu_du:I3|acc_c[1]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 41.99 MHz ( period = 23.816 ns ) |
| cpu:inst|cpu_cu:I2|data_c_y[1]                        | cpu:inst|cpu_du:I3|acc_i[3]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.00 MHz ( period = 23.807 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.02 MHz ( period = 23.801 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.02 MHz ( period = 23.800 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.02 MHz ( period = 23.798 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_i[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.02 MHz ( period = 23.796 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_c[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.03 MHz ( period = 23.793 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.04 MHz ( period = 23.785 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[4]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.06 MHz ( period = 23.778 ns ) |
| cpu:inst|cpu_oa:I4|nreset_c                           | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.08 MHz ( period = 23.765 ns ) |
| cpu:inst|cpu_cu:I2|nreset_d                           | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.08 MHz ( period = 23.764 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] | cpu:inst|cpu_du:I3|acc_c[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.08 MHz ( period = 23.763 ns ) |
| cpu:inst|cpu_cu:I2|data_t_y[2]                        | cpu:inst|cpu_du:I3|acc_i[6]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.09 MHz ( period = 23.761 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.09 MHz ( period = 23.758 ns ) |
| cpu:inst|cpu_du:I3|acc_c[0]                           | cpu:inst|cpu_du:I3|acc_i[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.12 MHz ( period = 23.744 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.12 MHz ( period = 23.740 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_c[0]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.13 MHz ( period = 23.735 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.15 MHz ( period = 23.725 ns ) |
| cpu:inst|cpu_du:I3|acc_c[6]                           | cpu:inst|cpu_du:I3|acc_c[8]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.16 MHz ( period = 23.720 ns ) |
| lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] | cpu:inst|cpu_du:I3|acc_i[5]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.18 MHz ( period = 23.710 ns ) |
| cpu:inst|cpu_cu:I2|int_stat_c                         | cpu:inst|cpu_du:I3|acc_c[7]                                | UCLK              | UCLK                   | 33.00 MHz ( period = 30.303 ns ) | 42.19 MHz ( period = 23.705 ns ) |
| Timing analysis restricted to 200 rows.               | To change the limit use Timing Settings (Assignments menu) |                   |                        |                                  |                                  |
+-------------------------------------------------------+------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+

+-----------------------------------------------------------------------------+
| tsu (Input Setup Times)                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual tsu                                                 |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| nRESET                                    | 29.886 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 29.886 ns                                                  |
|       -- UCLK                             | 29.886 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 29.535 ns                                                  |
|       -- UCLK                             | 29.535 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 29.489 ns                                                  |
|       -- UCLK                             | 29.489 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 29.350 ns                                                  |
|       -- UCLK                             | 29.350 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 29.256 ns                                                  |
|       -- UCLK                             | 29.256 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 29.220 ns                                                  |
|       -- UCLK                             | 29.220 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 29.159 ns                                                  |
|       -- UCLK                             | 29.159 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 28.963 ns                                                  |
|       -- UCLK                             | 28.963 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 28.960 ns                                                  |
|       -- UCLK                             | 28.960 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | 28.902 ns                                                  |
|       -- UCLK                             | 28.902 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[2]                                  | 17.095 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 17.095 ns                                                  |
|       -- UCLK                             | 17.095 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 16.698 ns                                                  |
|       -- UCLK                             | 16.698 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 16.307 ns                                                  |
|       -- UCLK                             | 16.307 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 16.003 ns                                                  |
|       -- UCLK                             | 16.003 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 15.917 ns                                                  |
|       -- UCLK                             | 15.917 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 15.742 ns                                                  |
|       -- UCLK                             | 15.742 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 15.595 ns                                                  |
|       -- UCLK                             | 15.595 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 15.563 ns                                                  |
|       -- UCLK                             | 15.563 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 15.337 ns                                                  |
|       -- UCLK                             | 15.337 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 15.309 ns                                                  |
|       -- UCLK                             | 15.309 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[1]                                  | 16.409 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 16.409 ns                                                  |
|       -- UCLK                             | 16.409 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 16.012 ns                                                  |
|       -- UCLK                             | 16.012 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 15.743 ns                                                  |
|       -- UCLK                             | 15.743 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 15.682 ns                                                  |
|       -- UCLK                             | 15.682 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.621 ns                                                  |
|       -- UCLK                             | 15.621 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 15.486 ns                                                  |
|       -- UCLK                             | 15.486 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 15.231 ns                                                  |
|       -- UCLK                             | 15.231 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 15.076 ns                                                  |
|       -- UCLK                             | 15.076 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.983 ns                                                  |
|       -- UCLK                             | 14.983 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.818 ns                                                  |
|       -- UCLK                             | 14.818 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[6]                                  | 16.338 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 16.338 ns                                                  |
|       -- UCLK                             | 16.338 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 16.103 ns                                                  |
|       -- UCLK                             | 16.103 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 16.093 ns                                                  |
|       -- UCLK                             | 16.093 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 15.713 ns                                                  |
|       -- UCLK                             | 15.713 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 15.704 ns                                                  |
|       -- UCLK                             | 15.704 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 15.690 ns                                                  |
|       -- UCLK                             | 15.690 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | 9.691 ns                                                   |
|       -- UCLK                             | 9.691 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[6]  | 7.961 ns                                                   |
|       -- UCLK                             | 7.961 ns                                                   |
|    -- inout4reg:inst10|inout_3reg[6]~reg0 | 4.710 ns                                                   |
|       -- UCLK                             | 4.710 ns                                                   |
| PORTD[4]                                  | 16.119 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 16.119 ns                                                  |
|       -- UCLK                             | 16.119 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 15.729 ns                                                  |
|       -- UCLK                             | 15.729 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 15.414 ns                                                  |
|       -- UCLK                             | 15.414 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 15.375 ns                                                  |
|       -- UCLK                             | 15.375 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 15.253 ns                                                  |
|       -- UCLK                             | 15.253 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 15.156 ns                                                  |
|       -- UCLK                             | 15.156 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 15.023 ns                                                  |
|       -- UCLK                             | 15.023 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.767 ns                                                  |
|       -- UCLK                             | 14.767 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.727 ns                                                  |
|       -- UCLK                             | 14.727 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 14.559 ns                                                  |
|       -- UCLK                             | 14.559 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[1]                                  | 16.080 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 16.080 ns                                                  |
|       -- UCLK                             | 16.080 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 15.683 ns                                                  |
|       -- UCLK                             | 15.683 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 15.414 ns                                                  |
|       -- UCLK                             | 15.414 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 15.353 ns                                                  |
|       -- UCLK                             | 15.353 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.292 ns                                                  |
|       -- UCLK                             | 15.292 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 15.157 ns                                                  |
|       -- UCLK                             | 15.157 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.902 ns                                                  |
|       -- UCLK                             | 14.902 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 14.747 ns                                                  |
|       -- UCLK                             | 14.747 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.654 ns                                                  |
|       -- UCLK                             | 14.654 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.489 ns                                                  |
|       -- UCLK                             | 14.489 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[1]                                  | 16.076 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 16.076 ns                                                  |
|       -- UCLK                             | 16.076 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 15.679 ns                                                  |
|       -- UCLK                             | 15.679 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 15.410 ns                                                  |
|       -- UCLK                             | 15.410 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 15.349 ns                                                  |
|       -- UCLK                             | 15.349 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.288 ns                                                  |
|       -- UCLK                             | 15.288 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 15.153 ns                                                  |
|       -- UCLK                             | 15.153 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.898 ns                                                  |
|       -- UCLK                             | 14.898 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 14.743 ns                                                  |
|       -- UCLK                             | 14.743 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.650 ns                                                  |
|       -- UCLK                             | 14.650 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.485 ns                                                  |
|       -- UCLK                             | 14.485 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[0]                                  | 16.045 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 16.045 ns                                                  |
|       -- UCLK                             | 16.045 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 15.648 ns                                                  |
|       -- UCLK                             | 15.648 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 15.550 ns                                                  |
|       -- UCLK                             | 15.550 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | 15.506 ns                                                  |
|       -- UCLK                             | 15.506 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.255 ns                                                  |
|       -- UCLK                             | 15.255 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 15.154 ns                                                  |
|       -- UCLK                             | 15.154 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 14.892 ns                                                  |
|       -- UCLK                             | 14.892 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.865 ns                                                  |
|       -- UCLK                             | 14.865 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.511 ns                                                  |
|       -- UCLK                             | 14.511 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 14.499 ns                                                  |
|       -- UCLK                             | 14.499 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[4]                                  | 15.983 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.983 ns                                                  |
|       -- UCLK                             | 15.983 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 15.593 ns                                                  |
|       -- UCLK                             | 15.593 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 15.278 ns                                                  |
|       -- UCLK                             | 15.278 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 15.239 ns                                                  |
|       -- UCLK                             | 15.239 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 15.117 ns                                                  |
|       -- UCLK                             | 15.117 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 15.020 ns                                                  |
|       -- UCLK                             | 15.020 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 14.887 ns                                                  |
|       -- UCLK                             | 14.887 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.631 ns                                                  |
|       -- UCLK                             | 14.631 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.591 ns                                                  |
|       -- UCLK                             | 14.591 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 14.423 ns                                                  |
|       -- UCLK                             | 14.423 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[4]                                  | 15.562 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.562 ns                                                  |
|       -- UCLK                             | 15.562 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 15.172 ns                                                  |
|       -- UCLK                             | 15.172 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 14.857 ns                                                  |
|       -- UCLK                             | 14.857 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.818 ns                                                  |
|       -- UCLK                             | 14.818 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 14.696 ns                                                  |
|       -- UCLK                             | 14.696 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.599 ns                                                  |
|       -- UCLK                             | 14.599 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 14.466 ns                                                  |
|       -- UCLK                             | 14.466 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.210 ns                                                  |
|       -- UCLK                             | 14.210 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.170 ns                                                  |
|       -- UCLK                             | 14.170 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 14.002 ns                                                  |
|       -- UCLK                             | 14.002 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[6]                                  | 15.406 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 15.406 ns                                                  |
|       -- UCLK                             | 15.406 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.171 ns                                                  |
|       -- UCLK                             | 15.171 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 15.161 ns                                                  |
|       -- UCLK                             | 15.161 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.781 ns                                                  |
|       -- UCLK                             | 14.781 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.772 ns                                                  |
|       -- UCLK                             | 14.772 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.758 ns                                                  |
|       -- UCLK                             | 14.758 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | 8.759 ns                                                   |
|       -- UCLK                             | 8.759 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[6]  | 7.029 ns                                                   |
|       -- UCLK                             | 7.029 ns                                                   |
|    -- inout4reg:inst10|inout_2reg[6]~reg0 | 4.516 ns                                                   |
|       -- UCLK                             | 4.516 ns                                                   |
| PORTA[4]                                  | 15.244 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 15.244 ns                                                  |
|       -- UCLK                             | 15.244 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.854 ns                                                  |
|       -- UCLK                             | 14.854 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 14.539 ns                                                  |
|       -- UCLK                             | 14.539 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.500 ns                                                  |
|       -- UCLK                             | 14.500 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 14.378 ns                                                  |
|       -- UCLK                             | 14.378 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.281 ns                                                  |
|       -- UCLK                             | 14.281 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 14.148 ns                                                  |
|       -- UCLK                             | 14.148 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 13.892 ns                                                  |
|       -- UCLK                             | 13.892 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 13.852 ns                                                  |
|       -- UCLK                             | 13.852 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 13.684 ns                                                  |
|       -- UCLK                             | 13.684 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[7]                                  | 15.228 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 15.228 ns                                                  |
|       -- UCLK                             | 15.228 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.580 ns                                                  |
|       -- UCLK                             | 14.580 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.465 ns                                                  |
|       -- UCLK                             | 14.465 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.076 ns                                                  |
|       -- UCLK                             | 14.076 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | 8.746 ns                                                   |
|       -- UCLK                             | 8.746 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[7]  | 6.776 ns                                                   |
|       -- UCLK                             | 6.776 ns                                                   |
|    -- inout4reg:inst10|inout_3reg[7]~reg0 | 5.282 ns                                                   |
|       -- UCLK                             | 5.282 ns                                                   |
| PORTC[2]                                  | 15.208 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 15.208 ns                                                  |
|       -- UCLK                             | 15.208 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.811 ns                                                  |
|       -- UCLK                             | 14.811 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.420 ns                                                  |
|       -- UCLK                             | 14.420 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 14.116 ns                                                  |
|       -- UCLK                             | 14.116 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.030 ns                                                  |
|       -- UCLK                             | 14.030 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 13.855 ns                                                  |
|       -- UCLK                             | 13.855 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.708 ns                                                  |
|       -- UCLK                             | 13.708 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.676 ns                                                  |
|       -- UCLK                             | 13.676 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.450 ns                                                  |
|       -- UCLK                             | 13.450 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 13.422 ns                                                  |
|       -- UCLK                             | 13.422 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[7]                                  | 15.143 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 15.143 ns                                                  |
|       -- UCLK                             | 15.143 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.495 ns                                                  |
|       -- UCLK                             | 14.495 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.380 ns                                                  |
|       -- UCLK                             | 14.380 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 13.991 ns                                                  |
|       -- UCLK                             | 13.991 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | 8.661 ns                                                   |
|       -- UCLK                             | 8.661 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[7]  | 6.691 ns                                                   |
|       -- UCLK                             | 6.691 ns                                                   |
|    -- inout4reg:inst10|inout_2reg[7]~reg0 | 4.516 ns                                                   |
|       -- UCLK                             | 4.516 ns                                                   |
| PORTC[0]                                  | 15.111 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 15.111 ns                                                  |
|       -- UCLK                             | 15.111 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.714 ns                                                  |
|       -- UCLK                             | 14.714 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 14.616 ns                                                  |
|       -- UCLK                             | 14.616 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | 14.572 ns                                                  |
|       -- UCLK                             | 14.572 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.321 ns                                                  |
|       -- UCLK                             | 14.321 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 14.220 ns                                                  |
|       -- UCLK                             | 14.220 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.958 ns                                                  |
|       -- UCLK                             | 13.958 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.931 ns                                                  |
|       -- UCLK                             | 13.931 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.577 ns                                                  |
|       -- UCLK                             | 13.577 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.565 ns                                                  |
|       -- UCLK                             | 13.565 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[0]                                  | 15.110 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 15.110 ns                                                  |
|       -- UCLK                             | 15.110 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.713 ns                                                  |
|       -- UCLK                             | 14.713 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 14.615 ns                                                  |
|       -- UCLK                             | 14.615 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | 14.571 ns                                                  |
|       -- UCLK                             | 14.571 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.320 ns                                                  |
|       -- UCLK                             | 14.320 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 14.219 ns                                                  |
|       -- UCLK                             | 14.219 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.957 ns                                                  |
|       -- UCLK                             | 13.957 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.930 ns                                                  |
|       -- UCLK                             | 13.930 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.576 ns                                                  |
|       -- UCLK                             | 13.576 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.564 ns                                                  |
|       -- UCLK                             | 13.564 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[5]                                  | 14.987 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.987 ns                                                  |
|       -- UCLK                             | 14.987 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.663 ns                                                  |
|       -- UCLK                             | 14.663 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.597 ns                                                  |
|       -- UCLK                             | 14.597 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.418 ns                                                  |
|       -- UCLK                             | 14.418 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.029 ns                                                  |
|       -- UCLK                             | 14.029 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.015 ns                                                  |
|       -- UCLK                             | 14.015 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 14.003 ns                                                  |
|       -- UCLK                             | 14.003 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 13.612 ns                                                  |
|       -- UCLK                             | 13.612 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | 9.400 ns                                                   |
|       -- UCLK                             | 9.400 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[5]  | 7.514 ns                                                   |
|       -- UCLK                             | 7.514 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[5]                                  | 14.953 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.953 ns                                                  |
|       -- UCLK                             | 14.953 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.629 ns                                                  |
|       -- UCLK                             | 14.629 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.563 ns                                                  |
|       -- UCLK                             | 14.563 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.384 ns                                                  |
|       -- UCLK                             | 14.384 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 13.995 ns                                                  |
|       -- UCLK                             | 13.995 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 13.981 ns                                                  |
|       -- UCLK                             | 13.981 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.969 ns                                                  |
|       -- UCLK                             | 13.969 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 13.578 ns                                                  |
|       -- UCLK                             | 13.578 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | 9.366 ns                                                   |
|       -- UCLK                             | 9.366 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[5]  | 7.480 ns                                                   |
|       -- UCLK                             | 7.480 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[1]                                  | 14.921 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 14.921 ns                                                  |
|       -- UCLK                             | 14.921 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.524 ns                                                  |
|       -- UCLK                             | 14.524 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 14.255 ns                                                  |
|       -- UCLK                             | 14.255 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 14.194 ns                                                  |
|       -- UCLK                             | 14.194 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.133 ns                                                  |
|       -- UCLK                             | 14.133 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.998 ns                                                  |
|       -- UCLK                             | 13.998 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.743 ns                                                  |
|       -- UCLK                             | 13.743 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.588 ns                                                  |
|       -- UCLK                             | 13.588 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.495 ns                                                  |
|       -- UCLK                             | 13.495 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.330 ns                                                  |
|       -- UCLK                             | 13.330 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[2]                                  | 14.881 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 14.881 ns                                                  |
|       -- UCLK                             | 14.881 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.484 ns                                                  |
|       -- UCLK                             | 14.484 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.093 ns                                                  |
|       -- UCLK                             | 14.093 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.789 ns                                                  |
|       -- UCLK                             | 13.789 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.703 ns                                                  |
|       -- UCLK                             | 13.703 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 13.528 ns                                                  |
|       -- UCLK                             | 13.528 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.381 ns                                                  |
|       -- UCLK                             | 13.381 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.349 ns                                                  |
|       -- UCLK                             | 13.349 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.123 ns                                                  |
|       -- UCLK                             | 13.123 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 13.095 ns                                                  |
|       -- UCLK                             | 13.095 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[2]                                  | 14.800 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 14.800 ns                                                  |
|       -- UCLK                             | 14.800 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.403 ns                                                  |
|       -- UCLK                             | 14.403 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.012 ns                                                  |
|       -- UCLK                             | 14.012 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.708 ns                                                  |
|       -- UCLK                             | 13.708 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.622 ns                                                  |
|       -- UCLK                             | 13.622 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 13.447 ns                                                  |
|       -- UCLK                             | 13.447 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.300 ns                                                  |
|       -- UCLK                             | 13.300 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.268 ns                                                  |
|       -- UCLK                             | 13.268 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.042 ns                                                  |
|       -- UCLK                             | 13.042 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 13.014 ns                                                  |
|       -- UCLK                             | 13.014 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[6]                                  | 14.770 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.770 ns                                                  |
|       -- UCLK                             | 14.770 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.535 ns                                                  |
|       -- UCLK                             | 14.535 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.525 ns                                                  |
|       -- UCLK                             | 14.525 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 14.145 ns                                                  |
|       -- UCLK                             | 14.145 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 14.136 ns                                                  |
|       -- UCLK                             | 14.136 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 14.122 ns                                                  |
|       -- UCLK                             | 14.122 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | 8.123 ns                                                   |
|       -- UCLK                             | 8.123 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[6]  | 6.393 ns                                                   |
|       -- UCLK                             | 6.393 ns                                                   |
|    -- inout4reg:inst10|inout_0reg[6]~reg0 | 4.462 ns                                                   |
|       -- UCLK                             | 4.462 ns                                                   |
| PORTB[6]                                  | 14.583 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.583 ns                                                  |
|       -- UCLK                             | 14.583 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.348 ns                                                  |
|       -- UCLK                             | 14.348 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 14.338 ns                                                  |
|       -- UCLK                             | 14.338 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.958 ns                                                  |
|       -- UCLK                             | 13.958 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 13.949 ns                                                  |
|       -- UCLK                             | 13.949 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 13.935 ns                                                  |
|       -- UCLK                             | 13.935 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | 7.936 ns                                                   |
|       -- UCLK                             | 7.936 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[6]  | 6.206 ns                                                   |
|       -- UCLK                             | 6.206 ns                                                   |
|    -- inout4reg:inst10|inout_1reg[6]~reg0 | 5.035 ns                                                   |
|       -- UCLK                             | 5.035 ns                                                   |
| PORTA[0]                                  | 14.543 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 14.543 ns                                                  |
|       -- UCLK                             | 14.543 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 14.146 ns                                                  |
|       -- UCLK                             | 14.146 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | 14.048 ns                                                  |
|       -- UCLK                             | 14.048 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | 14.004 ns                                                  |
|       -- UCLK                             | 14.004 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 13.753 ns                                                  |
|       -- UCLK                             | 13.753 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | 13.652 ns                                                  |
|       -- UCLK                             | 13.652 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.390 ns                                                  |
|       -- UCLK                             | 13.390 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.363 ns                                                  |
|       -- UCLK                             | 13.363 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.009 ns                                                  |
|       -- UCLK                             | 13.009 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 12.997 ns                                                  |
|       -- UCLK                             | 12.997 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[5]                                  | 14.371 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 14.371 ns                                                  |
|       -- UCLK                             | 14.371 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.047 ns                                                  |
|       -- UCLK                             | 14.047 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.981 ns                                                  |
|       -- UCLK                             | 13.981 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.802 ns                                                  |
|       -- UCLK                             | 13.802 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 13.413 ns                                                  |
|       -- UCLK                             | 13.413 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 13.399 ns                                                  |
|       -- UCLK                             | 13.399 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.387 ns                                                  |
|       -- UCLK                             | 13.387 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 12.996 ns                                                  |
|       -- UCLK                             | 12.996 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | 8.784 ns                                                   |
|       -- UCLK                             | 8.784 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[5]  | 6.898 ns                                                   |
|       -- UCLK                             | 6.898 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[7]                                  | 14.273 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.273 ns                                                  |
|       -- UCLK                             | 14.273 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 13.625 ns                                                  |
|       -- UCLK                             | 13.625 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.510 ns                                                  |
|       -- UCLK                             | 13.510 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 13.121 ns                                                  |
|       -- UCLK                             | 13.121 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | 7.791 ns                                                   |
|       -- UCLK                             | 7.791 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[7]  | 5.821 ns                                                   |
|       -- UCLK                             | 5.821 ns                                                   |
|    -- inout4reg:inst10|inout_1reg[7]~reg0 | 4.466 ns                                                   |
|       -- UCLK                             | 4.466 ns                                                   |
| PORTD[3]                                  | 14.116 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 14.116 ns                                                  |
|       -- UCLK                             | 14.116 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 13.850 ns                                                  |
|       -- UCLK                             | 13.850 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 13.719 ns                                                  |
|       -- UCLK                             | 13.719 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.664 ns                                                  |
|       -- UCLK                             | 13.664 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.460 ns                                                  |
|       -- UCLK                             | 13.460 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 13.258 ns                                                  |
|       -- UCLK                             | 13.258 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.165 ns                                                  |
|       -- UCLK                             | 13.165 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.000 ns                                                  |
|       -- UCLK                             | 13.000 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 12.970 ns                                                  |
|       -- UCLK                             | 12.970 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 12.867 ns                                                  |
|       -- UCLK                             | 12.867 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[7]                                  | 14.008 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 14.008 ns                                                  |
|       -- UCLK                             | 14.008 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 13.360 ns                                                  |
|       -- UCLK                             | 13.360 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.245 ns                                                  |
|       -- UCLK                             | 13.245 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 12.856 ns                                                  |
|       -- UCLK                             | 12.856 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | 7.526 ns                                                   |
|       -- UCLK                             | 7.526 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[7]  | 5.556 ns                                                   |
|       -- UCLK                             | 5.556 ns                                                   |
|    -- inout4reg:inst10|inout_0reg[7]~reg0 | 4.891 ns                                                   |
|       -- UCLK                             | 4.891 ns                                                   |
| PORTA[5]                                  | 13.922 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 13.922 ns                                                  |
|       -- UCLK                             | 13.922 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 13.598 ns                                                  |
|       -- UCLK                             | 13.598 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 13.532 ns                                                  |
|       -- UCLK                             | 13.532 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 13.353 ns                                                  |
|       -- UCLK                             | 13.353 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | 12.964 ns                                                  |
|       -- UCLK                             | 12.964 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | 12.950 ns                                                  |
|       -- UCLK                             | 12.950 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 12.938 ns                                                  |
|       -- UCLK                             | 12.938 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 12.547 ns                                                  |
|       -- UCLK                             | 12.547 ns                                                  |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | 8.335 ns                                                   |
|       -- UCLK                             | 8.335 ns                                                   |
|    -- inout4reg:inst10|reg_data_out_c[5]  | 6.449 ns                                                   |
|       -- UCLK                             | 6.449 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[3]                                  | 13.617 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 13.617 ns                                                  |
|       -- UCLK                             | 13.617 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 13.351 ns                                                  |
|       -- UCLK                             | 13.351 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 13.220 ns                                                  |
|       -- UCLK                             | 13.220 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 13.165 ns                                                  |
|       -- UCLK                             | 13.165 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 12.961 ns                                                  |
|       -- UCLK                             | 12.961 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 12.759 ns                                                  |
|       -- UCLK                             | 12.759 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 12.666 ns                                                  |
|       -- UCLK                             | 12.666 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 12.501 ns                                                  |
|       -- UCLK                             | 12.501 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 12.471 ns                                                  |
|       -- UCLK                             | 12.471 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 12.368 ns                                                  |
|       -- UCLK                             | 12.368 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[3]                                  | 13.381 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 13.381 ns                                                  |
|       -- UCLK                             | 13.381 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 13.115 ns                                                  |
|       -- UCLK                             | 13.115 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 12.984 ns                                                  |
|       -- UCLK                             | 12.984 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 12.929 ns                                                  |
|       -- UCLK                             | 12.929 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 12.725 ns                                                  |
|       -- UCLK                             | 12.725 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 12.523 ns                                                  |
|       -- UCLK                             | 12.523 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 12.430 ns                                                  |
|       -- UCLK                             | 12.430 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 12.265 ns                                                  |
|       -- UCLK                             | 12.265 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 12.235 ns                                                  |
|       -- UCLK                             | 12.235 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 12.132 ns                                                  |
|       -- UCLK                             | 12.132 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[3]                                  | 12.974 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | 12.974 ns                                                  |
|       -- UCLK                             | 12.974 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | 12.708 ns                                                  |
|       -- UCLK                             | 12.708 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | 12.577 ns                                                  |
|       -- UCLK                             | 12.577 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | 12.522 ns                                                  |
|       -- UCLK                             | 12.522 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | 12.318 ns                                                  |
|       -- UCLK                             | 12.318 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | 12.116 ns                                                  |
|       -- UCLK                             | 12.116 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | 12.023 ns                                                  |
|       -- UCLK                             | 12.023 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | 11.858 ns                                                  |
|       -- UCLK                             | 11.858 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | 11.828 ns                                                  |
|       -- UCLK                             | 11.828 ns                                                  |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | 11.725 ns                                                  |
|       -- UCLK                             | 11.725 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| IN_INT[0]                                 | 4.741 ns                                                   |
|    -- interrupt:inst3|int_masked[0]       | 4.741 ns                                                   |
|       -- UCLK                             | 4.741 ns                                                   |
| IN_INT[3]                                 | 4.565 ns                                                   |
|    -- interrupt:inst3|int_masked[3]       | 4.565 ns                                                   |
|       -- UCLK                             | 4.565 ns                                                   |
| IN_INT[4]                                 | 4.521 ns                                                   |
|    -- interrupt:inst3|int_masked[4]       | 4.521 ns                                                   |
|       -- UCLK                             | 4.521 ns                                                   |
| IN_INT[2]                                 | 4.399 ns                                                   |
|    -- interrupt:inst3|int_masked[2]       | 4.399 ns                                                   |
|       -- UCLK                             | 4.399 ns                                                   |
| IN_INT[1]                                 | 4.373 ns                                                   |
|    -- interrupt:inst3|int_masked[1]       | 4.373 ns                                                   |
|       -- UCLK                             | 4.373 ns                                                   |
| IN_INT[5]                                 | 4.343 ns                                                   |
|    -- interrupt:inst3|int_masked[5]       | 4.343 ns                                                   |
|       -- UCLK                             | 4.343 ns                                                   |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| th (Input Hold Times)                                                       |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual th                                                  |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| PORTA[5]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[5]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[5]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[4]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[4]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[4]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[4]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[1]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[1]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[1]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[1]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[4]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[4]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[4]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[4]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[1]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[1]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[1]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[1]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[1]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[1]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[1]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[1]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| IN_INT[5]                                 | <= 0 ns                                                    |
|    -- interrupt:inst3|int_masked[5]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTA[4]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[4]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[4]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[4]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| IN_INT[1]                                 | <= 0 ns                                                    |
|    -- interrupt:inst3|int_masked[1]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTD[4]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[4]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[4]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[4]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| IN_INT[2]                                 | <= 0 ns                                                    |
|    -- interrupt:inst3|int_masked[2]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTD[0]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[0]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[0]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[0]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[0]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[0]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[0]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[0]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[5]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[5]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[5]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[5]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[5]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[5]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[3]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[3]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[3]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[3]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[6]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[6]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[6]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| nRESET                                    | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_uart_reg[4]        | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_uart_reg[3]        | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_count[5]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_count[4]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_count[3]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_count[6]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_uart_reg[8]        | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_div[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_div[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- tx_uart:inst1|tx_clk_div[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[7]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[7]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[7]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTC[2]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[2]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[2]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[2]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[7]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[7]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[7]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTC[6]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[6]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[6]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| IN_INT[4]                                 | <= 0 ns                                                    |
|    -- interrupt:inst3|int_masked[4]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTA[0]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[0]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[0]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[0]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| IN_INT[3]                                 | <= 0 ns                                                    |
|    -- interrupt:inst3|int_masked[3]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTB[2]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[2]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[2]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[2]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[3]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[3]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[3]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[3]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[0]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[0]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[0]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[0]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[0]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[2]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[2]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[2]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[2]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTC[5]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[5]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[5]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[5]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[3]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[3]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[3]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[3]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTD[6]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[6]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[6]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| IN_INT[0]                                 | <= 0 ns                                                    |
|    -- interrupt:inst3|int_masked[0]       | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTA[7]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[7]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[7]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTD[2]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[2]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[2]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[2]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTA[3]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_0reg[3]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[3]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[3]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[3]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[4]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| PORTB[6]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_1reg[6]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[6]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[6]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[6]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTD[7]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_3reg[7]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[7]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[7]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
| PORTC[1]                                  | <= 0 ns                                                    |
|    -- inout4reg:inst10|inout_2reg[1]~reg0 | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- inout4reg:inst10|reg_data_out_c[1]  | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_oa:I4|data_ix_c[1]     | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[1]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[2]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[8]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_c[5]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- cpu:inst|cpu_du:I3|acc_i[7]         | <= 0 ns                                                    |
|       -- UCLK                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| tco (Clock to Output Delays)                                                |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------+
| Output Name                               | Actual tco |
|    -- Register Name                       |            |
|       -- Clock Name                       |            |
+-------------------------------------------+------------+
| PORTA[7]                                  | 12.096 ns  |
|    -- inout4reg:inst10|i~42               | 12.096 ns  |
|       -- UCLK                             | 12.096 ns  |
|    -- inout4reg:inst10|inout_0reg[7]~reg0 | 6.907 ns   |
|       -- UCLK                             | 6.907 ns   |
| PORTA[4]                                  | 12.095 ns  |
|    -- inout4reg:inst10|i~42               | 12.095 ns  |
|       -- UCLK                             | 12.095 ns  |
|    -- inout4reg:inst10|inout_0reg[4]~reg0 | 6.783 ns   |
|       -- UCLK                             | 6.783 ns   |
| PORTA[1]                                  | 11.474 ns  |
|    -- inout4reg:inst10|i~42               | 11.474 ns  |
|       -- UCLK                             | 11.474 ns  |
|    -- inout4reg:inst10|inout_0reg[1]~reg0 | 6.773 ns   |
|       -- UCLK                             | 6.773 ns   |
| PORTC[4]                                  | 11.238 ns  |
|    -- inout4reg:inst10|i~44               | 11.238 ns  |
|       -- UCLK                             | 11.238 ns  |
|    -- inout4reg:inst10|inout_2reg[4]~reg0 | 6.441 ns   |
|       -- UCLK                             | 6.441 ns   |
| PORTC[1]                                  | 10.589 ns  |
|    -- inout4reg:inst10|i~44               | 10.589 ns  |
|       -- UCLK                             | 10.589 ns  |
|    -- inout4reg:inst10|inout_2reg[1]~reg0 | 7.841 ns   |
|       -- UCLK                             | 7.841 ns   |
| PORTB[7]                                  | 10.546 ns  |
|    -- inout4reg:inst10|i~43               | 10.546 ns  |
|       -- UCLK                             | 10.546 ns  |
|    -- inout4reg:inst10|inout_1reg[7]~reg0 | 7.008 ns   |
|       -- UCLK                             | 7.008 ns   |
| PORTC[3]                                  | 10.264 ns  |
|    -- inout4reg:inst10|i~44               | 10.264 ns  |
|       -- UCLK                             | 10.264 ns  |
|    -- inout4reg:inst10|inout_2reg[3]~reg0 | 6.835 ns   |
|       -- UCLK                             | 6.835 ns   |
| PORTB[1]                                  | 10.217 ns  |
|    -- inout4reg:inst10|i~43               | 10.217 ns  |
|       -- UCLK                             | 10.217 ns  |
|    -- inout4reg:inst10|inout_1reg[1]~reg0 | 6.586 ns   |
|       -- UCLK                             | 6.586 ns   |
| PORTD[1]                                  | 10.217 ns  |
|    -- inout4reg:inst10|i~45               | 10.217 ns  |
|       -- UCLK                             | 10.217 ns  |
|    -- inout4reg:inst10|inout_3reg[1]~reg0 | 6.584 ns   |
|       -- UCLK                             | 6.584 ns   |
| PORTC[2]                                  | 10.126 ns  |
|    -- inout4reg:inst10|i~44               | 10.126 ns  |
|       -- UCLK                             | 10.126 ns  |
|    -- inout4reg:inst10|inout_2reg[2]~reg0 | 6.915 ns   |
|       -- UCLK                             | 6.915 ns   |
| PORTA[3]                                  | 10.059 ns  |
|    -- inout4reg:inst10|i~42               | 10.059 ns  |
|       -- UCLK                             | 10.059 ns  |
|    -- inout4reg:inst10|inout_0reg[3]~reg0 | 6.834 ns   |
|       -- UCLK                             | 6.834 ns   |
| PORTD[2]                                  | 9.961 ns   |
|    -- inout4reg:inst10|i~45               | 9.961 ns   |
|       -- UCLK                             | 9.961 ns   |
|    -- inout4reg:inst10|inout_3reg[2]~reg0 | 7.146 ns   |
|       -- UCLK                             | 7.146 ns   |
| PORTD[3]                                  | 9.914 ns   |
|    -- inout4reg:inst10|i~45               | 9.914 ns   |
|       -- UCLK                             | 9.914 ns   |
|    -- inout4reg:inst10|inout_3reg[3]~reg0 | 6.525 ns   |
|       -- UCLK                             | 6.525 ns   |
| PORTB[2]                                  | 9.889 ns   |
|    -- inout4reg:inst10|i~43               | 9.889 ns   |
|       -- UCLK                             | 9.889 ns   |
|    -- inout4reg:inst10|inout_1reg[2]~reg0 | 6.894 ns   |
|       -- UCLK                             | 6.894 ns   |
| PORTC[5]                                  | 9.797 ns   |
|    -- inout4reg:inst10|i~44               | 9.797 ns   |
|       -- UCLK                             | 9.797 ns   |
|    -- inout4reg:inst10|inout_2reg[5]~reg0 | 6.848 ns   |
|       -- UCLK                             | 6.848 ns   |
| PORTC[0]                                  | 9.797 ns   |
|    -- inout4reg:inst10|i~44               | 9.797 ns   |
|       -- UCLK                             | 9.797 ns   |
|    -- inout4reg:inst10|inout_2reg[0]~reg0 | 6.803 ns   |
|       -- UCLK                             | 6.803 ns   |
| PORTA[2]                                  | 9.770 ns   |
|    -- inout4reg:inst10|i~42               | 9.770 ns   |
|       -- UCLK                             | 9.770 ns   |
|    -- inout4reg:inst10|inout_0reg[2]~reg0 | 6.995 ns   |
|       -- UCLK                             | 6.995 ns   |
| PORTD[4]                                  | 9.770 ns   |
|    -- inout4reg:inst10|i~45               | 9.770 ns   |
|       -- UCLK                             | 9.770 ns   |
|    -- inout4reg:inst10|inout_3reg[4]~reg0 | 6.830 ns   |
|       -- UCLK                             | 6.830 ns   |
| PORTD[5]                                  | 9.768 ns   |
|    -- inout4reg:inst10|i~45               | 9.768 ns   |
|       -- UCLK                             | 9.768 ns   |
|    -- inout4reg:inst10|inout_3reg[5]~reg0 | 7.004 ns   |
|       -- UCLK                             | 7.004 ns   |
| PORTD[0]                                  | 9.768 ns   |
|    -- inout4reg:inst10|i~45               | 9.768 ns   |
|       -- UCLK                             | 9.768 ns   |
|    -- inout4reg:inst10|inout_3reg[0]~reg0 | 6.994 ns   |
|       -- UCLK                             | 6.994 ns   |
| PORTB[4]                                  | 9.766 ns   |
|    -- inout4reg:inst10|i~43               | 9.766 ns   |
|       -- UCLK                             | 9.766 ns   |
|    -- inout4reg:inst10|inout_1reg[4]~reg0 | 6.581 ns   |
|       -- UCLK                             | 6.581 ns   |
| PORTC[6]                                  | 9.763 ns   |
|    -- inout4reg:inst10|i~44               | 9.763 ns   |
|       -- UCLK                             | 9.763 ns   |
|    -- inout4reg:inst10|inout_2reg[6]~reg0 | 7.010 ns   |
|       -- UCLK                             | 7.010 ns   |
| PORTB[5]                                  | 9.755 ns   |
|    -- inout4reg:inst10|i~43               | 9.755 ns   |
|       -- UCLK                             | 9.755 ns   |
|    -- inout4reg:inst10|inout_1reg[5]~reg0 | 7.004 ns   |
|       -- UCLK                             | 7.004 ns   |
| PORTB[0]                                  | 9.755 ns   |
|    -- inout4reg:inst10|i~43               | 9.755 ns   |
|       -- UCLK                             | 9.755 ns   |
|    -- inout4reg:inst10|inout_1reg[0]~reg0 | 6.992 ns   |
|       -- UCLK                             | 6.992 ns   |
| PORTA[0]                                  | 9.744 ns   |
|    -- inout4reg:inst10|i~42               | 9.744 ns   |
|       -- UCLK                             | 9.744 ns   |
|    -- inout4reg:inst10|inout_0reg[0]~reg0 | 7.033 ns   |
|       -- UCLK                             | 7.033 ns   |
| PORTA[5]                                  | 9.730 ns   |
|    -- inout4reg:inst10|i~42               | 9.730 ns   |
|       -- UCLK                             | 9.730 ns   |
|    -- inout4reg:inst10|inout_0reg[5]~reg0 | 6.541 ns   |
|       -- UCLK                             | 6.541 ns   |
| PORTB[3]                                  | 9.436 ns   |
|    -- inout4reg:inst10|i~43               | 9.436 ns   |
|       -- UCLK                             | 9.436 ns   |
|    -- inout4reg:inst10|inout_1reg[3]~reg0 | 6.554 ns   |
|       -- UCLK                             | 6.554 ns   |
| PORTC[7]                                  | 9.419 ns   |
|    -- inout4reg:inst10|i~44               | 9.419 ns   |
|       -- UCLK                             | 9.419 ns   |
|    -- inout4reg:inst10|inout_2reg[7]~reg0 | 6.981 ns   |
|       -- UCLK                             | 6.981 ns   |
| PORTA[6]                                  | 9.409 ns   |
|    -- inout4reg:inst10|i~42               | 9.409 ns   |
|       -- UCLK                             | 9.409 ns   |
|    -- inout4reg:inst10|inout_0reg[6]~reg0 | 6.910 ns   |
|       -- UCLK                             | 6.910 ns   |
| PORTD[6]                                  | 9.333 ns   |
|    -- inout4reg:inst10|i~45               | 9.333 ns   |
|       -- UCLK                             | 9.333 ns   |
|    -- inout4reg:inst10|inout_3reg[6]~reg0 | 6.805 ns   |
|       -- UCLK                             | 6.805 ns   |
| PORTB[6]                                  | 9.024 ns   |
|    -- inout4reg:inst10|i~43               | 9.024 ns   |
|       -- UCLK                             | 9.024 ns   |
|    -- inout4reg:inst10|inout_1reg[6]~reg0 | 6.801 ns   |
|       -- UCLK                             | 6.801 ns   |
| PORTD[7]                                  | 8.996 ns   |
|    -- inout4reg:inst10|i~45               | 8.996 ns   |
|       -- UCLK                             | 8.996 ns   |
|    -- inout4reg:inst10|inout_3reg[7]~reg0 | 6.913 ns   |
|       -- UCLK                             | 6.913 ns   |
| TXD                                       | 7.018 ns   |
|    -- tx_uart:inst1|tx_uart_reg[0]        | 7.018 ns   |
|       -- UCLK                             | 7.018 ns   |
+-------------------------------------------+------------+

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+-------------------+--------------+
| Module Name       | Elapsed Time |
+-------------------+--------------+
| Database Builder  | 00:00:13     |
| Logic Synthesizer | 00:00:35     |
| Fitter            | 00:02:00     |
| Assembler         | 00:00:02     |
| Timing Analyzer   | 00:00:01     |
| Netlist Writer    | 00:00:03     |
| Total             | 00:02:57     |
+-------------------+--------------+

