Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 17 01:28:07 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Test_Implementaiton_wrapper_timing_summary_routed.rpt -pb Test_Implementaiton_wrapper_timing_summary_routed.pb -rpx Test_Implementaiton_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_Implementaiton_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  8           
TIMING-7   Critical Warning  No common node between related clocks           8           
TIMING-14  Critical Warning  LUT on the clock tree                           1           
LUTAR-1    Warning           LUT drives async reset alert                    4           
TIMING-16  Warning           Large setup violation                           11          
TIMING-18  Warning           Missing input or output delay                   2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (60)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (60)
-------------------------------
 There are 60 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.982      -32.937                     31                10544        0.027        0.000                      0                10544        2.000        0.000                       0                  3792  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
SPW_Din     {0.000 5.000}        10.000          100.000         
SPW_Sin     {0.000 5.000}        10.000          100.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_Din            -0.189       -0.338                      2                   91        0.791        0.000                      0                   91        4.500        0.000                       0                    61  
SPW_Sin             1.386        0.000                      0                   89        0.912        0.000                      0                   89        4.500        0.000                       0                    61  
clk_fpga_0          0.295        0.000                      0                 9756        0.052        0.000                      0                 9756        3.750        0.000                       0                  3629  
clk_fpga_1          1.202        0.000                      0                  139        0.161        0.000                      0                  139        2.000        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SPW_Sin       SPW_Din             1.419        0.000                      0                   89        0.027        0.000                      0                   89  
SPW_Din       SPW_Sin            -0.897       -2.161                      9                   91        0.649        0.000                      0                   91  
SPW_Din       clk_fpga_0         -2.982      -29.592                     11                   11        0.551        0.000                      0                   11  
SPW_Sin       clk_fpga_0         -2.084      -19.704                     11                   11        0.598        0.000                      0                   11  
clk_fpga_1    clk_fpga_0          2.440        0.000                      0                    2        0.211        0.000                      0                    2  
clk_fpga_0    clk_fpga_1          0.745        0.000                      0                   19        0.123        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SPW_Din            SPW_Din                  1.311        0.000                      0                   56        1.059        0.000                      0                   56  
**async_default**  SPW_Sin            SPW_Din                  1.345        0.000                      0                   56        0.190        0.000                      0                   56  
**async_default**  clk_fpga_0         SPW_Din                  0.783        0.000                      0                    4        0.751        0.000                      0                    4  
**async_default**  SPW_Din            SPW_Sin                 -0.261       -1.184                     11                   56        0.795        0.000                      0                   56  
**async_default**  SPW_Sin            SPW_Sin                  1.311        0.000                      0                   56        1.059        0.000                      0                   56  
**async_default**  clk_fpga_0         SPW_Sin                  0.076        0.000                      0                    4        1.097        0.000                      0                    4  
**async_default**  clk_fpga_0         clk_fpga_0               1.032        0.000                      0                  380        0.560        0.000                      0                  380  
**async_default**  clk_fpga_0         clk_fpga_1               2.202        0.000                      0                    4        0.358        0.000                      0                    4  
**async_default**  clk_fpga_1         clk_fpga_1               0.407        0.000                      0                   97        0.603        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_1                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            2  Failing Endpoints,  Worst Slack       -0.189ns,  Total Violation       -0.338ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        12.949ns  (logic 1.523ns (11.758%)  route 11.426ns (88.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.826ns = ( 12.826 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          11.426    12.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.477    12.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.036    12.791    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)       -0.031    12.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 1.523ns (11.791%)  route 11.390ns (88.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.825ns = ( 12.825 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          11.390    12.913    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    12.825    
                         clock uncertainty           -0.036    12.790    
    SLICE_X34Y24         FDCE (Setup_fdce_C_D)       -0.026    12.764    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.744ns (23.570%)  route 2.413ns (76.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 12.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    10.934 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           1.084    12.018    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.980    13.810    
                         clock uncertainty           -0.036    13.774    
    SLICE_X38Y19         FDCE (Setup_fdce_C_CE)      -0.371    13.403    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.744ns (24.700%)  route 2.268ns (75.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.826ns = ( 12.826 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    10.934 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.939    11.873    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.477    12.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.980    13.806    
                         clock uncertainty           -0.036    13.770    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.407    13.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.015ns  (logic 0.744ns (24.674%)  route 2.271ns (75.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 17.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns = ( 13.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    13.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    14.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    15.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    15.934 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.943    16.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    17.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              1.013    18.842    
                         clock uncertainty           -0.036    18.806    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.407    18.399    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.805ns (22.602%)  route 2.757ns (77.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 12.824 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    1.036ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.484     9.344 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           2.757    12.101    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.321    12.422 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000    12.422    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    12.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              1.036    13.860    
                         clock uncertainty           -0.036    13.824    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)        0.123    13.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.718ns (22.526%)  route 2.469ns (77.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 17.830 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns = ( 13.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    13.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    14.280 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    15.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.141    17.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    17.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              1.013    18.843    
                         clock uncertainty           -0.036    18.807    
    SLICE_X41Y19         FDCE (Setup_fdce_C_CE)      -0.205    18.602    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         18.602    
                         arrival time                         -17.048    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    10.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    12.041    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              1.013    13.842    
                         clock uncertainty           -0.036    13.806    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    13.601    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    10.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    12.041    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              1.013    13.842    
                         clock uncertainty           -0.036    13.806    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    13.601    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.524ns (16.042%)  route 2.742ns (83.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.524    14.384 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           2.742    17.126    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.980    18.804    
                         clock uncertainty           -0.036    18.768    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)       -0.067    18.701    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        4.789ns  (logic 0.290ns (6.056%)  route 4.499ns (93.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.499     9.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X34Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.900    
                         clock uncertainty            0.036     8.935    
    SLICE_X34Y24         FDCE (Hold_fdce_C_D)         0.063     8.998    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -8.998    
                         arrival time                           9.789    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.290ns (6.047%)  route 4.506ns (93.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.506     4.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000     3.900    
                         clock uncertainty            0.036     3.935    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.059     3.994    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.028%)  route 0.864ns (85.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 8.899 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     8.202 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=1, routed)           0.864     9.066    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.811     8.899    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.825     8.074    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.080     8.154    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.154    
                         arrival time                           9.066    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.167ns (16.609%)  route 0.838ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 8.902 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     8.228 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/Q
                         net (fo=8, routed)           0.838     9.066    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[2]
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.902    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
                         clock pessimism             -0.825     8.077    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.066     8.143    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -8.143    
                         arrival time                           9.066    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.624%)  route 0.886ns (84.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     3.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     3.226 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.886     4.112    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][2]
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     3.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.807     3.121    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.066     3.187    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.151ns (15.758%)  route 0.807ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     3.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     3.212 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/Q
                         net (fo=8, routed)           0.807     4.019    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[0]
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.825     3.075    
    SLICE_X39Y23         FDCE (Hold_fdce_C_D)         0.018     3.093    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     3.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     3.226 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.817     4.043    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.838     3.062    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.052     3.114    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.107%)  route 0.858ns (85.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     3.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     3.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.858     4.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism             -0.837     3.063    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.070     3.133    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.082ns  (logic 0.187ns (17.285%)  route 0.895ns (82.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns = ( 8.062 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     8.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     8.203 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=14, routed)          0.895     9.098    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.046     9.144 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     9.144    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.825     8.080    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.131     8.211    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -8.211    
                         arrival time                           9.144    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.167ns (16.062%)  route 0.873ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     3.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     3.228 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/Q
                         net (fo=8, routed)           0.873     4.101    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[1]
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     3.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.807     3.096    
    SLICE_X40Y21         FDCE (Hold_fdce_C_D)         0.070     3.166    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.935    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Din
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_Din }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.744ns (23.570%)  route 2.413ns (76.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 12.123 - 5.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     7.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     8.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329     9.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    10.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           1.084    11.119    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.788    12.911    
                         clock uncertainty           -0.036    12.875    
    SLICE_X38Y19         FDCE (Setup_fdce_C_CE)      -0.371    12.504    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.012ns  (logic 0.744ns (24.700%)  route 2.268ns (75.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.119ns = ( 17.119 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    15.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.939    15.974    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.477    17.119    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.788    17.907    
                         clock uncertainty           -0.036    17.871    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.407    17.464    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.744ns (24.674%)  route 2.271ns (75.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     7.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     8.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329     9.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    10.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.943    10.978    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.821    12.943    
                         clock uncertainty           -0.036    12.907    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.407    12.500    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.562ns  (logic 0.805ns (22.602%)  route 2.757ns (77.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.484    13.445 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           2.757    16.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.321    16.523 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000    16.523    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.844    17.961    
                         clock uncertainty           -0.036    17.925    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)        0.123    18.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         18.048    
                         arrival time                         -16.523    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.718ns (22.526%)  route 2.469ns (77.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 17.123 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.141    16.150    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    17.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.821    17.944    
                         clock uncertainty           -0.036    17.908    
    SLICE_X41Y19         FDCE (Setup_fdce_C_CE)      -0.205    17.703    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -16.150    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     7.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     8.381 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329     9.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    10.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    11.143    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.821    12.943    
                         clock uncertainty           -0.036    12.907    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.702    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     7.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     8.381 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329     9.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    10.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    11.143    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.821    12.943    
                         clock uncertainty           -0.036    12.907    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.702    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.524ns (16.042%)  route 2.742ns (83.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.524    13.485 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           2.742    16.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.788    17.905    
                         clock uncertainty           -0.036    17.869    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)       -0.067    17.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                         -16.227    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.169ns  (logic 0.419ns (13.222%)  route 2.750ns (86.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.419    13.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=1, routed)           2.750    16.130    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.822    17.939    
                         clock uncertainty           -0.036    17.903    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)       -0.197    17.706    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.706    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.609ns (21.076%)  route 2.281ns (78.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.960ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.645     7.960    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     8.416 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=11, routed)          1.187     9.603    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.153     9.756 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.093    10.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_3
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X38Y21         FDCE (Setup_fdce_C_CE)      -0.372    12.502    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.028%)  route 0.864ns (85.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 8.553 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     7.943 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=1, routed)           0.864     8.807    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.811     8.553    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.738     7.815    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.080     7.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.895    
                         arrival time                           8.807    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.167ns (16.609%)  route 0.838ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 8.556 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     7.969 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/Q
                         net (fo=8, routed)           0.838     8.807    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[2]
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.556    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
                         clock pessimism             -0.738     7.818    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.066     7.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -7.884    
                         arrival time                           8.807    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.624%)  route 0.886ns (84.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     2.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     2.967 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.886     3.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][2]
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     3.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.720     2.862    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.066     2.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.151ns (15.758%)  route 0.807ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     7.953 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/Q
                         net (fo=8, routed)           0.807     8.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[0]
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.738     7.816    
    SLICE_X39Y23         FDCE (Hold_fdce_C_D)         0.018     7.834    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -7.834    
                         arrival time                           8.760    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.803ns = ( 7.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     7.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     7.967 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.817     8.784    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.751     7.803    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.052     7.855    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -7.855    
                         arrival time                           8.784    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.107%)  route 0.858ns (85.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.858     3.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism             -0.750     2.804    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.070     2.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.082ns  (logic 0.187ns (17.285%)  route 0.895ns (82.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.803ns = ( 7.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     7.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     7.944 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=14, routed)          0.895     8.839    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.046     8.885 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     8.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.738     7.821    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.131     7.952    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -7.952    
                         arrival time                           8.885    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.040ns  (logic 0.167ns (16.062%)  route 0.873ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     7.969 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/Q
                         net (fo=8, routed)           0.873     8.842    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[1]
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.720     7.837    
    SLICE_X40Y21         FDCE (Hold_fdce_C_D)         0.070     7.907    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -7.907    
                         arrival time                           8.842    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.049%)  route 0.863ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/Q
                         net (fo=1, routed)           0.863     3.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[1]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism             -0.750     2.804    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.066     2.870    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.956ns  (logic 0.151ns (15.800%)  route 0.805ns (84.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     7.953 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/Q
                         net (fo=8, routed)           0.805     8.758    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[3]
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.738     7.819    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)        -0.001     7.818    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -7.818    
                         arrival time                           8.758    
  -------------------------------------------------------------------
                         slack                                  0.940    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Sin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y23   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 3.297ns (76.423%)  route 1.017ns (23.577%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.834     3.128    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/axi_register_aclk
    RAMB36_X4Y3          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.000 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.066    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_2_n_1
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.491 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.952     7.443    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[2]
    SLICE_X85Y23         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.547     7.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X85Y23         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.956    
                         clock uncertainty           -0.154     7.802    
    SLICE_X85Y23         FDRE (Setup_fdre_C_D)       -0.064     7.738    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 3.297ns (76.759%)  route 0.998ns (23.241%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 7.734 - 5.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.824     3.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/axi_register_aclk
    RAMB36_X4Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_7_n_1
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           0.933     7.414    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[7]
    SLICE_X84Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.554     7.734    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X84Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.963    
                         clock uncertainty           -0.154     7.809    
    SLICE_X84Y32         FDRE (Setup_fdre_C_D)       -0.064     7.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 3.297ns (77.287%)  route 0.969ns (22.713%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.767     3.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/axi_register_aclk
    RAMB36_X3Y2          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.933 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.999    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_0_n_1
    RAMB36_X3Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.424 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           0.904     7.327    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[0]
    SLICE_X60Y21         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.544     7.724    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X60Y21         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.953    
                         clock uncertainty           -0.154     7.799    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)       -0.064     7.735    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 3.297ns (77.865%)  route 0.937ns (22.135%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 7.734 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.769     3.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/axi_register_aclk
    RAMB36_X3Y8          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.935 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.001    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_6_n_1
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.426 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           0.872     7.298    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[6]
    SLICE_X60Y42         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.555     7.734    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X60Y42         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.964    
                         clock uncertainty           -0.154     7.810    
    SLICE_X60Y42         FDRE (Setup_fdre_C_D)       -0.064     7.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 3.297ns (79.550%)  route 0.848ns (20.450%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.837     3.131    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/axi_register_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.003 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.069    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_4_n_1
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           0.782     7.276    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[4]
    SLICE_X86Y38         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.560     7.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X86Y38         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.969    
                         clock uncertainty           -0.154     7.815    
    SLICE_X86Y38         FDRE (Setup_fdre_C_D)       -0.026     7.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 3.297ns (80.301%)  route 0.809ns (19.699%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 7.668 - 5.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.700     2.994    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/axi_register_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.866 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.932    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_3_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.357 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           0.744     7.100    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/RDATA[3]
    SLICE_X38Y34         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.489     7.668    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X38Y34         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.898    
                         clock uncertainty           -0.154     7.744    
    SLICE_X38Y34         FDRE (Setup_fdre_C_D)       -0.026     7.718    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.708ns  (logic 0.891ns (24.030%)  route 2.817ns (75.970%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns = ( 7.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.662     7.956    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X38Y34         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.524     8.480 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/Q
                         net (fo=3, routed)           1.252     9.732    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[3]
    SLICE_X68Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.856 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3/O
                         net (fo=1, routed)           0.491    10.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3_n_0
    SLICE_X68Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.471 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_2/O
                         net (fo=10, routed)          0.441    10.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X69Y33         LUT3 (Prop_lut3_I2_O)        0.119    11.031 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.633    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.551    12.731    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
                         clock pessimism              0.129    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X68Y33         FDRE (Setup_fdre_C_CE)      -0.413    12.292    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.708ns  (logic 0.891ns (24.030%)  route 2.817ns (75.970%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns = ( 7.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.662     7.956    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X38Y34         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.524     8.480 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/Q
                         net (fo=3, routed)           1.252     9.732    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[3]
    SLICE_X68Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.856 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3/O
                         net (fo=1, routed)           0.491    10.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3_n_0
    SLICE_X68Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.471 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_2/O
                         net (fo=10, routed)          0.441    10.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X69Y33         LUT3 (Prop_lut3_I2_O)        0.119    11.031 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.633    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.551    12.731    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/C
                         clock pessimism              0.129    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X68Y33         FDRE (Setup_fdre_C_CE)      -0.413    12.292    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.708ns  (logic 0.891ns (24.030%)  route 2.817ns (75.970%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns = ( 7.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.662     7.956    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X38Y34         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.524     8.480 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/Q
                         net (fo=3, routed)           1.252     9.732    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[3]
    SLICE_X68Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.856 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3/O
                         net (fo=1, routed)           0.491    10.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3_n_0
    SLICE_X68Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.471 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_2/O
                         net (fo=10, routed)          0.441    10.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X69Y33         LUT3 (Prop_lut3_I2_O)        0.119    11.031 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.633    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.551    12.731    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/C
                         clock pessimism              0.129    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X68Y33         FDRE (Setup_fdre_C_CE)      -0.413    12.292    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.708ns  (logic 0.891ns (24.030%)  route 2.817ns (75.970%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns = ( 7.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.662     7.956    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X38Y34         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.524     8.480 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/Q
                         net (fo=3, routed)           1.252     9.732    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[3]
    SLICE_X68Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.856 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3/O
                         net (fo=1, routed)           0.491    10.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_3_n_0
    SLICE_X68Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.471 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_2/O
                         net (fo=10, routed)          0.441    10.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X69Y33         LUT3 (Prop_lut3_I2_O)        0.119    11.031 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.633    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.551    12.731    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X68Y33         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/C
                         clock pessimism              0.129    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X68Y33         FDRE (Setup_fdre_C_CE)      -0.413    12.292    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.499%)  route 0.197ns (48.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.563     0.899    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/s_axi_lite_aclk
    SLICE_X46Y49         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/Q
                         net (fo=2, routed)           0.197     1.259    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg
    SLICE_X45Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.304 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1/O
                         net (fo=1, routed)           0.000     1.304    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/s_axi_lite_aclk
    SLICE_X45Y52         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.091     1.252    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.558     0.894    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X35Y55         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.110     1.145    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X34Y55         SRL16E                                       r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X34Y55         SRL16E                                       r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.149%)  route 0.266ns (61.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.561     0.897    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/s_axi_lite_aclk
    SLICE_X46Y41         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.266     1.326    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X2Y8          RAMB36E1                                     r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.871     1.237    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.974    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     1.270    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.149%)  route 0.266ns (61.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.561     0.897    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/s_axi_lite_aclk
    SLICE_X46Y41         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.266     1.326    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X2Y8          RAMB36E1                                     r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.871     1.237    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.974    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.270    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.256ns (56.382%)  route 0.198ns (43.618%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.554     0.890    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_lite_aclk
    SLICE_X48Y57         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/Q
                         net (fo=2, routed)           0.198     1.229    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[0]
    SLICE_X50Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.274 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[3]_i_10/O
                         net (fo=1, routed)           0.000     1.274    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[3]_i_10_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.344 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.344    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[3]_i_1_n_7
    SLICE_X50Y55         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.820     1.186    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X50Y55         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     1.285    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.311ns (68.933%)  route 0.140ns (31.067%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.591     0.927    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/s_axi_lite_aclk
    SLICE_X31Y49         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[11]/Q
                         net (fo=3, routed)           0.139     1.207    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[11]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.324 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.325    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.378 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.378    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[12]
    SLICE_X30Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.845     1.211    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/s_axi_lite_aclk
    SLICE_X30Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.315    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.558     0.894    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X34Y56         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.116     1.173    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X32Y55         SRL16E                                       r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X32Y55         SRL16E                                       r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.474%)  route 0.281ns (52.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.557     0.893    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y99         FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.173     1.230    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.275 r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3/O
                         net (fo=1, routed)           0.108     1.383    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3_n_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.045     1.428 r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.428    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_2_n_0
    SLICE_X36Y101        FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.911     1.277    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y101        FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.121     1.363    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.583%)  route 0.260ns (55.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.557     0.893    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/s_axi_lite_aclk
    SLICE_X38Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=21, routed)          0.260     1.316    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.361 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/USE_SINGLE_REG.sig_regfifo_full_reg_i_1/O
                         net (fo=1, routed)           0.000     1.361    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0
    SLICE_X34Y48         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.831     1.197    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_lite_aclk
    SLICE_X34Y48         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.288    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.324ns (69.803%)  route 0.140ns (30.197%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.591     0.927    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/s_axi_lite_aclk
    SLICE_X31Y49         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[11]/Q
                         net (fo=3, routed)           0.139     1.207    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[11]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.324 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.325    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.391 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.391    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[14]
    SLICE_X30Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.845     1.211    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/s_axi_lite_aclk
    SLICE_X30Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.315    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y2   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y5   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y3   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y7   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y4   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y8   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y5   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y6   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y3   Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 fall@2.500ns)
  Data Path Delay:        1.107ns  (logic 0.524ns (47.349%)  route 0.583ns (52.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 5.511 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.717     5.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.524     6.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/Q
                         net (fo=1, routed)           0.583     6.618    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_n_0
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)       -0.043     7.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 fall@2.500ns)
  Data Path Delay:        1.001ns  (logic 0.524ns (52.340%)  route 0.477ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 5.511 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.717     5.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.524     6.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/Q
                         net (fo=1, routed)           0.477     6.512    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     7.724    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.265     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)       -0.047     7.858    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 fall@2.500ns)
  Data Path Delay:        0.997ns  (logic 0.524ns (52.564%)  route 0.473ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 5.511 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.717     5.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.524     6.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/Q
                         net (fo=1, routed)           0.473     6.508    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_n_0
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.542     7.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.265     7.986    
                         clock uncertainty           -0.083     7.903    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.030     7.873    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 fall@2.500ns)
  Data Path Delay:        0.847ns  (logic 0.524ns (61.865%)  route 0.323ns (38.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 5.511 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.717     5.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.524     6.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/Q
                         net (fo=1, routed)           0.323     6.358    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_n_0
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     7.724    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.265     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)       -0.043     7.862    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.606ns (27.829%)  route 1.572ns (72.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.709     3.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     3.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.072     4.531    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.499     5.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X61Y25         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.539     7.719    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y25         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                         clock pessimism              0.230     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X61Y25         FDPE (Setup_fdpe_C_CE)      -0.409     7.456    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.606ns (27.829%)  route 1.572ns (72.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.709     3.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     3.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.072     4.531    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.499     5.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X61Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.539     7.719    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                         clock pessimism              0.230     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X61Y25         FDCE (Setup_fdce_C_CE)      -0.409     7.456    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.606ns (27.829%)  route 1.572ns (72.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.709     3.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     3.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.072     4.531    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.499     5.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X61Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.539     7.719    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism              0.230     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X61Y25         FDCE (Setup_fdce_C_CE)      -0.409     7.456    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.606ns (27.829%)  route 1.572ns (72.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.709     3.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     3.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.072     4.531    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.499     5.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X61Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.539     7.719    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/C
                         clock pessimism              0.230     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X61Y25         FDCE (Setup_fdce_C_CE)      -0.409     7.456    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.606ns (27.893%)  route 1.567ns (72.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.709     3.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     3.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.072     4.531    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.494     5.176    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X62Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.541     7.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism              0.230     7.950    
                         clock uncertainty           -0.083     7.867    
    SLICE_X62Y26         FDCE (Setup_fdce_C_CE)      -0.373     7.494    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                          7.494    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.606ns (27.893%)  route 1.567ns (72.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.709     3.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     3.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          1.072     4.531    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[txclken]__0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.494     5.176    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X62Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.541     7.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                         clock pessimism              0.230     7.950    
                         clock uncertainty           -0.083     7.867    
    SLICE_X62Y26         FDCE (Setup_fdce_C_CE)      -0.373     7.494    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]
  -------------------------------------------------------------------
                         required time                          7.494    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  2.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.201%)  route 0.124ns (46.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/Q
                         net (fo=2, routed)           0.124     1.174    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
    SLICE_X61Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/C
                         clock pessimism             -0.263     0.943    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.070     1.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X60Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/Q
                         net (fo=3, routed)           0.131     1.180    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]__0
    SLICE_X58Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.839     1.205    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                         clock pessimism             -0.263     0.942    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.063     1.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.570     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.133     1.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.048     1.227 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][1]_i_1/O
                         net (fo=1, routed)           0.000     1.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][1]
    SLICE_X58Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.836     1.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.131     1.049    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.575     0.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/Q
                         net (fo=1, routed)           0.097     1.148    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits_n_0_][1]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.193 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[d_bits][1]_i_1/O
                         net (fo=1, routed)           0.000     1.193    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[d_bits][1]
    SLICE_X60Y27         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X60Y27         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]/C
                         clock pessimism             -0.282     0.924    
    SLICE_X60Y27         FDPE (Hold_fdpe_C_D)         0.091     1.015    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][1]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.570     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.133     1.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.045     1.224 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][0]_i_1/O
                         net (fo=1, routed)           0.000     1.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][0]
    SLICE_X58Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.836     1.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.120     1.038    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.575     0.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X60Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][3]/Q
                         net (fo=1, routed)           0.134     1.185    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits_n_0_][3]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[d_bits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.230    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[d_bits][3]
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/C
                         clock pessimism             -0.282     0.924    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.120     1.044    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.570     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.137     1.183    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.228 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][2]_i_1/O
                         net (fo=1, routed)           0.000     1.228    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][2]
    SLICE_X58Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.836     1.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.121     1.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.387%)  route 0.133ns (41.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.570     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/Q
                         net (fo=1, routed)           0.133     1.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone_n_0_][1]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.224 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]0/O
                         net (fo=1, routed)           0.000     1.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclken]
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.836     1.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.091     1.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.752%)  route 0.115ns (38.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.575     0.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X63Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.115     1.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip_n_0_1]
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.212 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_txflip]_i_1/O
                         net (fo=1, routed)           0.000     1.212    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[b_txflip]
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/C
                         clock pessimism             -0.282     0.925    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     1.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.575     0.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/Q
                         net (fo=16, routed)          0.132     1.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/restx_seq_reg[b_mux]__0
    SLICE_X63Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.229 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/restx_seq[txflip1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1_n_1
    SLICE_X63Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X63Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                         clock pessimism             -0.282     0.925    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.091     1.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X61Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X59Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X59Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X59Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X59Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y29    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        1.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.744ns (23.570%)  route 2.413ns (76.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 12.830 - 5.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     7.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     8.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329     9.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    10.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           1.084    11.119    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.036    12.909    
    SLICE_X38Y19         FDCE (Setup_fdce_C_CE)      -0.371    12.538    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.012ns  (logic 0.744ns (24.700%)  route 2.268ns (75.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.826ns = ( 17.826 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    15.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.939    15.974    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.477    17.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.115    17.941    
                         clock uncertainty           -0.036    17.905    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.407    17.498    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.015ns  (logic 0.744ns (24.674%)  route 2.271ns (75.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 17.829 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    15.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.943    15.978    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    17.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.148    17.977    
                         clock uncertainty           -0.036    17.941    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.407    17.534    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         17.534    
                         arrival time                         -15.978    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.562ns  (logic 0.805ns (22.602%)  route 2.757ns (77.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.484    13.445 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           2.757    16.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.321    16.523 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000    16.523    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.171    17.995    
                         clock uncertainty           -0.036    17.959    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)        0.123    18.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         18.082    
                         arrival time                         -16.523    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.718ns (22.526%)  route 2.469ns (77.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 17.830 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.141    16.150    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    17.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.148    17.978    
                         clock uncertainty           -0.036    17.942    
    SLICE_X41Y19         FDCE (Setup_fdce_C_CE)      -0.205    17.737    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         17.737    
                         arrival time                         -16.150    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 17.829 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    16.143    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    17.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.148    17.977    
                         clock uncertainty           -0.036    17.941    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    17.736    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         17.736    
                         arrival time                         -16.143    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 17.829 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns = ( 12.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    12.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    13.381 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    14.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    16.143    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    17.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.148    17.977    
                         clock uncertainty           -0.036    17.941    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    17.736    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         17.736    
                         arrival time                         -16.143    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.524ns (16.042%)  route 2.742ns (83.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.524    13.485 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           2.742    16.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.036    17.903    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)       -0.067    17.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         17.836    
                         arrival time                         -16.227    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.169ns  (logic 0.419ns (13.222%)  route 2.750ns (86.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.419    13.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=1, routed)           2.750    16.130    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.149    17.973    
                         clock uncertainty           -0.036    17.937    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)       -0.197    17.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.740    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.609ns (21.076%)  route 2.281ns (78.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.645     7.960    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     8.416 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=11, routed)          1.187     9.603    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.153     9.756 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][3]_i_1/O
                         net (fo=4, routed)           1.093    10.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_3
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X38Y21         FDCE (Setup_fdce_C_CE)      -0.372    12.536    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.894ns  (logic 0.367ns (19.376%)  route 1.527ns (80.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.860ns = ( 13.860 - 5.000 ) 
    Source Clock Delay      (SCD):    7.117ns = ( 12.117 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    12.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.367    12.484 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=1, routed)           1.527    14.012    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.149    13.711    
                         clock uncertainty            0.036    13.747    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.237    13.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.984    
                         arrival time                          14.012    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.167ns (16.609%)  route 0.838ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 8.902 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     7.969 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/Q
                         net (fo=8, routed)           0.838     8.807    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[2]
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.902    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
                         clock pessimism             -0.251     8.650    
                         clock uncertainty            0.036     8.686    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.066     8.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -8.752    
                         arrival time                           8.807    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.624%)  route 0.886ns (84.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     2.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     2.967 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.886     3.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][2]
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     3.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.233     3.694    
                         clock uncertainty            0.036     3.730    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.066     3.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.151ns (15.758%)  route 0.807ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     2.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     2.953 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/Q
                         net (fo=8, routed)           0.807     3.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[0]
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.251     3.648    
                         clock uncertainty            0.036     3.684    
    SLICE_X39Y23         FDCE (Hold_fdce_C_D)         0.018     3.702    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     2.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     2.967 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.817     3.784    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.264     3.635    
                         clock uncertainty            0.036     3.671    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.052     3.723    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.107%)  route 0.858ns (85.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.858     3.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism             -0.263     3.636    
                         clock uncertainty            0.036     3.672    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.070     3.742    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.082ns  (logic 0.187ns (17.285%)  route 0.895ns (82.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    2.803ns = ( 7.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     7.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     7.944 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=14, routed)          0.895     8.839    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.046     8.885 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     8.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.251     8.653    
                         clock uncertainty            0.036     8.689    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.131     8.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -8.820    
                         arrival time                           8.885    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.167ns (16.062%)  route 0.873ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     2.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     2.969 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/Q
                         net (fo=8, routed)           0.873     3.842    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[1]
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     3.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.233     3.669    
                         clock uncertainty            0.036     3.705    
    SLICE_X40Y21         FDCE (Hold_fdce_C_D)         0.070     3.775    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.049%)  route 0.863ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/Q
                         net (fo=1, routed)           0.863     3.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[1]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism             -0.263     3.636    
                         clock uncertainty            0.036     3.672    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.066     3.738    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.151ns (15.800%)  route 0.805ns (84.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     2.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     2.953 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/Q
                         net (fo=8, routed)           0.805     3.758    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[3]
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     3.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.251     3.651    
                         clock uncertainty            0.036     3.687    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)        -0.001     3.686    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :            9  Failing Endpoints,  Worst Slack       -0.897ns,  Total Violation       -2.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        12.949ns  (logic 1.523ns (11.758%)  route 11.426ns (88.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.119ns = ( 12.119 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          11.426    12.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.477    12.119    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000    12.119    
                         clock uncertainty           -0.036    12.083    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)       -0.031    12.052    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 1.523ns (11.791%)  route 11.390ns (88.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 12.118 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          11.390    12.913    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    12.118    
                         clock uncertainty           -0.036    12.082    
    SLICE_X34Y24         FDCE (Setup_fdce_C_D)       -0.026    12.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                 -0.856    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.744ns (23.570%)  route 2.413ns (76.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 12.123 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    10.934 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           1.084    12.018    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/C
                         clock pessimism              0.115    12.238    
                         clock uncertainty           -0.036    12.202    
    SLICE_X38Y19         FDCE (Setup_fdce_C_CE)      -0.371    11.831    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.012ns  (logic 0.744ns (24.700%)  route 2.268ns (75.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.119ns = ( 17.119 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns = ( 13.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    13.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    14.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    15.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    15.934 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.939    16.873    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.477    17.119    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.115    17.234    
                         clock uncertainty           -0.036    17.198    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.407    16.791    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -16.873    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.015ns  (logic 0.744ns (24.674%)  route 2.271ns (75.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 17.122 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns = ( 13.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    13.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    14.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    15.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.325    15.934 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][3]_i_1/O
                         net (fo=4, routed)           0.943    16.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_6
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    17.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.148    17.270    
                         clock uncertainty           -0.036    17.234    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.407    16.827    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.562ns  (logic 0.805ns (22.602%)  route 2.757ns (77.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.484    14.344 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           2.757    17.101    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.321    17.422 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000    17.422    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.171    17.288    
                         clock uncertainty           -0.036    17.252    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)        0.123    17.375    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         17.375    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.718ns (22.526%)  route 2.469ns (77.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 17.123 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns = ( 13.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647    13.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419    14.280 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    15.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.141    17.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    17.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/C
                         clock pessimism              0.148    17.271    
                         clock uncertainty           -0.036    17.235    
    SLICE_X41Y19         FDCE (Setup_fdce_C_CE)      -0.205    17.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         17.030    
                         arrival time                         -17.048    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    10.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    12.041    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.148    12.270    
                         clock uncertainty           -0.036    12.234    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.718ns (22.576%)  route 2.462ns (77.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.647     8.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.419     9.280 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=13, routed)          1.329    10.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.299    10.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][3]_i_1/O
                         net (fo=4, routed)           1.134    12.041    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_5
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.148    12.270    
                         clock uncertainty           -0.036    12.234    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    12.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.524ns (16.042%)  route 2.742ns (83.958%))
  Logic Levels:           0  
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X34Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.524    14.384 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           2.742    17.126    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.115    17.232    
                         clock uncertainty           -0.036    17.196    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)       -0.067    17.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         17.129    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                  0.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.028%)  route 0.864ns (85.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 8.553 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     8.202 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=1, routed)           0.864     9.066    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.811     8.553    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.251     8.301    
                         clock uncertainty            0.036     8.338    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.080     8.418    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.418    
                         arrival time                           9.066    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.167ns (16.609%)  route 0.838ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 8.556 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     8.228 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[2]/Q
                         net (fo=8, routed)           0.838     9.066    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[2]
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.556    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/C
                         clock pessimism             -0.251     8.304    
                         clock uncertainty            0.036     8.341    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.066     8.407    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -8.407    
                         arrival time                           9.066    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.624%)  route 0.886ns (84.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     3.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     3.226 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.886     4.112    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][2]
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     3.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.233     3.348    
                         clock uncertainty            0.036     3.385    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.066     3.451    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.151ns (15.758%)  route 0.807ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     8.212 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[0]/Q
                         net (fo=8, routed)           0.807     9.019    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[0]
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.251     8.302    
                         clock uncertainty            0.036     8.339    
    SLICE_X39Y23         FDCE (Hold_fdce_C_D)         0.018     8.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -8.357    
                         arrival time                           9.019    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     3.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.164     3.226 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.817     4.043    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X38Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.264     3.289    
                         clock uncertainty            0.036     3.326    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.052     3.378    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.107%)  route 0.858ns (85.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     3.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     3.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.858     4.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism             -0.263     3.290    
                         clock uncertainty            0.036     3.327    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.070     3.397    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.082ns  (logic 0.187ns (17.285%)  route 0.895ns (82.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns = ( 8.062 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     8.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X41Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     8.203 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=14, routed)          0.895     9.098    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite_n_0_]
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.046     9.144 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][0]_i_1/O
                         net (fo=1, routed)           0.000     9.144    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/BinToGray[0]
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.251     8.307    
                         clock uncertainty            0.036     8.344    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.131     8.475    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -8.475    
                         arrival time                           9.144    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.040ns  (logic 0.167ns (16.062%)  route 0.873ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.167     8.228 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[1]/Q
                         net (fo=8, routed)           0.873     9.101    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[1]
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.233     8.323    
                         clock uncertainty            0.036     8.360    
    SLICE_X40Y21         FDCE (Hold_fdce_C_D)         0.070     8.430    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -8.430    
                         arrival time                           9.101    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.049%)  route 0.863ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     3.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     3.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/Q
                         net (fo=1, routed)           0.863     4.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[1]
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism             -0.263     3.290    
                         clock uncertainty            0.036     3.327    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.066     3.393    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.956ns  (logic 0.151ns (15.800%)  route 0.805ns (84.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.151     8.212 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf_reg[3]/Q
                         net (fo=8, routed)           0.805     9.017    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/pre_clk_buf[3]
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.251     8.305    
                         clock uncertainty            0.036     8.342    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)        -0.001     8.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -8.341    
                         arrival time                           9.017    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -2.982ns,  Total Violation      -29.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.982ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.702ns  (logic 0.842ns (49.478%)  route 0.860ns (50.521%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    8.866ns = ( 13.866 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.652    13.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.419    14.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=1, routed)           0.436    14.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_7[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.299    15.020 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_comp_1/O
                         net (fo=1, routed)           0.424    15.444    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.568 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.481    12.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X36Y22         FDCE (Setup_fdce_C_D)        0.079    12.585    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                 -2.982    

Slack (VIOLATED) :        -2.975ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.695ns  (logic 0.704ns (41.541%)  route 0.991ns (58.459%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    8.869ns = ( 13.869 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.655    13.869    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    14.325 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=1, routed)           0.567    14.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_9[1]
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.424    15.440    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    15.564 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484    12.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.154    12.509    
    SLICE_X38Y20         FDCE (Setup_fdce_C_D)        0.079    12.588    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                 -2.975    

Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.689ns  (logic 0.766ns (45.342%)  route 0.923ns (54.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    8.866ns = ( 13.866 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.652    13.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.518    14.384 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/Q
                         net (fo=1, routed)           0.572    14.956    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_11[3]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.080 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_comp_1/O
                         net (fo=1, routed)           0.351    15.431    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.555 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484    12.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.154    12.509    
    SLICE_X38Y20         FDCE (Setup_fdce_C_D)        0.081    12.590    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.562ns  (logic 0.704ns (45.075%)  route 0.858ns (54.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    8.867ns = ( 13.867 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.653    13.867    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.456    14.323 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/Q
                         net (fo=1, routed)           0.452    14.775    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_7[2]
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.899 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_comp_1/O
                         net (fo=1, routed)           0.406    15.305    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.429 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.429    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X39Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.483    12.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X39Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.154    12.508    
    SLICE_X39Y21         FDCE (Setup_fdce_C_D)        0.029    12.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -15.429    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.728ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.580ns (41.282%)  route 0.825ns (58.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.825    10.141    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/Q[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.265 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    10.265    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)        0.034     7.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 -2.728    

Slack (VIOLATED) :        -2.687ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.580ns (42.523%)  route 0.784ns (57.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.784    10.100    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.224 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    10.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X39Y24         FDCE (Setup_fdce_C_D)        0.034     7.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 -2.687    

Slack (VIOLATED) :        -2.648ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.718ns (54.119%)  route 0.609ns (45.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.419     9.279 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.609     9.888    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[3]
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.299    10.187 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    10.187    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)        0.035     7.538    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                 -2.648    

Slack (VIOLATED) :        -2.515ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.580ns (48.627%)  route 0.613ns (51.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.613     9.929    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X37Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    10.053    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/axi_register_aclk
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.034     7.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 -2.515    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.478ns (57.954%)  route 0.347ns (42.046%))
  Logic Levels:           0  
  Clock Path Skew:        -6.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 7.663 - 5.000 ) 
    Source Clock Delay      (SCD):    8.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.653     8.867    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.478     9.345 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.347     9.692    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484     7.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/axi_register_aclk
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.663    
                         clock uncertainty           -0.154     7.509    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)       -0.238     7.271    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    8.859ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.645     8.859    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.419     9.278 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.382     9.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)       -0.239     7.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 -2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.983ns  (logic 0.335ns (16.891%)  route 1.648ns (83.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.648     6.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Din
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.045     6.983 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000     6.983    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/axi_register_aclk
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           6.983    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.130ns  (logic 0.335ns (15.726%)  route 1.795ns (84.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.795     7.085    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Din
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.045     7.130 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000     7.130    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X39Y24         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.335ns (15.243%)  route 1.863ns (84.757%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.863     7.153    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Din
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.045     7.198 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000     7.198    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.198    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.335ns (14.815%)  route 1.926ns (85.185%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.926     7.216    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.045     7.261 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     7.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.261    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        -1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.128     8.189 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.119     8.308    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.023     6.356    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.356    
                         arrival time                           8.308    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.961ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.148ns (57.635%)  route 0.109ns (42.365%))
  Logic Levels:           0  
  Clock Path Skew:        -1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 6.184 - 5.000 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 8.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.552     8.066    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.148     8.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.109     8.323    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.818     6.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/axi_register_aclk
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.184    
                         clock uncertainty            0.154     6.338    
    SLICE_X40Y20         FDCE (Hold_fdce_C_D)         0.024     6.362    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           8.323    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.976ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        -1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 8.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     8.061    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     8.202 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=11, routed)          0.180     8.382    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X39Y24         FDCE (Hold_fdce_C_D)         0.073     6.406    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.406    
                         arrival time                           8.382    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.360%)  route 0.199ns (51.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.551     3.065    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     3.206 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/Q
                         net (fo=1, routed)           0.199     3.405    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_10[3]
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.045     3.450 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.450    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.818     1.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.121     1.459    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.008ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     3.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.164     3.226 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=1, routed)           0.194     3.420    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_10[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.465 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.465    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.816     1.182    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.154     1.336    
    SLICE_X36Y22         FDCE (Hold_fdce_C_D)         0.121     1.457    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.016ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.542%)  route 0.222ns (54.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     2.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.553     3.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     3.208 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=1, routed)           0.222     3.430    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_10[1]
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.045     3.475 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.475    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.818     1.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.121     1.459    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  2.016    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -2.084ns,  Total Violation      -19.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.084ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.702ns  (logic 0.842ns (49.478%)  route 0.860ns (50.521%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    7.967ns = ( 12.967 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.652    12.967    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.419    13.386 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=1, routed)           0.436    13.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_7[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.299    14.121 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_comp_1/O
                         net (fo=1, routed)           0.424    14.545    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.669    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.481    12.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X36Y22         FDCE (Setup_fdce_C_D)        0.079    12.585    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 -2.084    

Slack (VIOLATED) :        -2.077ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.695ns  (logic 0.704ns (41.541%)  route 0.991ns (58.459%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    7.970ns = ( 12.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.655    12.970    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    13.426 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=1, routed)           0.567    13.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_9[1]
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.117 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.424    14.541    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.665 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.665    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484    12.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.154    12.509    
    SLICE_X38Y20         FDCE (Setup_fdce_C_D)        0.079    12.588    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                 -2.077    

Slack (VIOLATED) :        -2.066ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.689ns  (logic 0.766ns (45.342%)  route 0.923ns (54.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    7.967ns = ( 12.967 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.652    12.967    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.518    13.485 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/Q
                         net (fo=1, routed)           0.572    14.057    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_11[3]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.181 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_comp_1/O
                         net (fo=1, routed)           0.351    14.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484    12.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.154    12.509    
    SLICE_X38Y20         FDCE (Setup_fdce_C_D)        0.081    12.590    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                 -2.066    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.562ns  (logic 0.704ns (45.076%)  route 0.858ns (54.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    7.968ns = ( 12.968 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.653    12.968    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.456    13.424 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/Q
                         net (fo=1, routed)           0.452    13.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_7[2]
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.000 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_comp_1/O
                         net (fo=1, routed)           0.406    14.406    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_2_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.530 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.530    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X39Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.483    12.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X39Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.154    12.508    
    SLICE_X39Y21         FDCE (Setup_fdce_C_D)        0.029    12.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.580ns (41.282%)  route 0.825ns (58.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.825     9.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/Q[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000     9.366    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)        0.034     7.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.580ns (42.523%)  route 0.784ns (57.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.784     9.201    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.325 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000     9.325    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X39Y24         FDCE (Setup_fdce_C_D)        0.034     7.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.718ns (54.119%)  route 0.609ns (45.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.419     8.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.609     8.989    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[3]
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.299     9.288 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     9.288    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)        0.035     7.538    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.580ns (48.627%)  route 0.613ns (51.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X37Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.613     9.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X37Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.154 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000     9.154    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/axi_register_aclk
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.034     7.537    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 -1.617    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.478ns (57.954%)  route 0.347ns (42.046%))
  Logic Levels:           0  
  Clock Path Skew:        -5.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 7.663 - 5.000 ) 
    Source Clock Delay      (SCD):    7.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.653     7.968    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.478     8.446 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.347     8.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484     7.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/axi_register_aclk
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.663    
                         clock uncertainty           -0.154     7.509    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)       -0.238     7.271    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    7.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.645     7.960    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.419     8.379 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.382     8.762    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.154     7.503    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)       -0.239     7.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 -1.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.030ns  (logic 0.352ns (17.345%)  route 1.678ns (82.655%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.678     6.985    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Sin
    SLICE_X37Y25         LUT4 (Prop_lut4_I3_O)        0.045     7.030 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000     7.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/axi_register_aclk
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.030    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.200ns  (logic 0.352ns (16.004%)  route 1.848ns (83.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.848     7.155    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Sin
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.045     7.200 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000     7.200    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.200    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.223ns  (logic 0.352ns (15.835%)  route 1.871ns (84.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.871     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Sin
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000     7.223    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X39Y24         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.223    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.256ns  (logic 0.352ns (15.610%)  route 1.903ns (84.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.903     7.211    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Sin
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.045     7.256 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     7.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.099     6.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.128     7.930 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.119     8.049    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.023     6.356    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.356    
                         arrival time                           8.049    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.148ns (57.635%)  route 0.109ns (42.365%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 6.184 - 5.000 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 7.807 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.552     7.807    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.148     7.955 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.109     8.064    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.818     6.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/axi_register_aclk
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.184    
                         clock uncertainty            0.154     6.338    
    SLICE_X40Y20         FDCE (Hold_fdce_C_D)         0.024     6.362    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           8.064    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.717ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 7.802 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.547     7.802    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     7.943 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=11, routed)          0.180     8.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.813     6.179    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.179    
                         clock uncertainty            0.154     6.333    
    SLICE_X39Y24         FDCE (Hold_fdce_C_D)         0.073     6.406    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.406    
                         arrival time                           8.123    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.360%)  route 0.199ns (51.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.551     2.806    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     2.947 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/Q
                         net (fo=1, routed)           0.199     3.146    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_10[3]
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.045     3.191 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.191    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.818     1.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.121     1.459    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.548     2.803    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y23         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.164     2.967 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=1, routed)           0.194     3.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_10[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.206 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_3
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.816     1.182    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X36Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.154     1.336    
    SLICE_X36Y22         FDCE (Hold_fdce_C_D)         0.121     1.457    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.542%)  route 0.222ns (54.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.553     2.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     2.949 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=1, routed)           0.222     3.171    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_10[1]
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.045     3.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.216    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_2
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.818     1.184    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/axi_register_aclk
    SLICE_X38Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.121     1.459    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  1.757    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.456ns (22.584%)  route 1.563ns (77.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.717     3.011    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X63Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     3.467 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           1.563     5.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.540     7.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/axi_register_aclk
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.720    
                         clock uncertainty           -0.171     7.548    
    SLICE_X56Y27         FDCE (Setup_fdce_C_D)       -0.078     7.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.063%)  route 1.439ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.717     3.011    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.456     3.467 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           1.439     4.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.540     7.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/axi_register_aclk
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.720    
                         clock uncertainty           -0.171     7.548    
    SLICE_X56Y27         FDCE (Setup_fdce_C_D)       -0.064     7.484    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 rise@5.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.700%)  route 0.613ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 5.911 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.575     5.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X61Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     6.051 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.613     6.665    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.839     6.205    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/axi_register_aclk
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.205    
                         clock uncertainty            0.171     6.376    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.077     6.453    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.453    
                         arrival time                           6.665    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 rise@5.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.624%)  route 0.616ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 5.911 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.575     5.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X63Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     6.051 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.616     6.668    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.839     6.205    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/axi_register_aclk
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.205    
                         clock uncertainty            0.171     6.376    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.073     6.449    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         -6.449    
                         arrival time                           6.668    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.419ns (37.925%)  route 0.686ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.712     3.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X57Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.419     3.425 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/Q
                         net (fo=8, routed)           0.686     4.111    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivsafe]__0
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.224    
                         clock uncertainty           -0.171     5.052    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)       -0.196     4.856    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          4.856    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.688%)  route 0.637ns (60.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.712     3.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X57Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.419     3.425 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/Q
                         net (fo=2, routed)           0.637     4.062    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/res_seq_reg[txenreg]__0
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.224    
                         clock uncertainty           -0.171     5.052    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)       -0.198     4.854    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.434%)  route 0.505ns (52.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.715     3.009    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X56Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/Q
                         net (fo=5, routed)           0.505     3.970    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/res_seq_reg[sysflip1]__0
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.224    
                         clock uncertainty           -0.171     5.052    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)       -0.040     5.012    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.012    
                         arrival time                          -3.970    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.125%)  route 0.512ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.716     3.010    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X57Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     3.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/Q
                         net (fo=5, routed)           0.512     3.978    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/res_seq_reg[sysflip0]__0
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.224    
                         clock uncertainty           -0.171     5.052    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)       -0.026     5.026    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.026    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.670ns (30.570%)  route 1.522ns (69.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.715     3.009    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.518     3.527 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           1.522     5.049    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.152     5.201 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     5.201    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.542     7.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.000     7.721    
                         clock uncertainty           -0.171     7.550    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.075     7.625    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.689%)  route 1.450ns (69.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.715     3.009    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.518     3.527 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/Q
                         net (fo=1, routed)           1.450     4.977    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.101 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     5.101    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.542     7.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000     7.721    
                         clock uncertainty           -0.171     7.550    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.029     7.579    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.419ns (23.254%)  route 1.383ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.712     3.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X57Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.419     3.425 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)           1.383     4.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]
    SLICE_X58Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.000     7.717    
                         clock uncertainty           -0.171     7.545    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)       -0.206     7.339    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                          7.339    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.803ns (38.631%)  route 1.276ns (61.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.715     3.009    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.478     3.487 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/Q
                         net (fo=1, routed)           1.276     4.763    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy_n_0_]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.325     5.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     5.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.542     7.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.000     7.721    
                         clock uncertainty           -0.171     7.550    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.075     7.625    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.668ns (32.162%)  route 1.409ns (67.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 7.722 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.717     3.011    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y30         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.518     3.529 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/Q
                         net (fo=1, routed)           1.409     4.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150     5.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     5.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.543     7.722    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.000     7.722    
                         clock uncertainty           -0.171     7.551    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.075     7.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.773ns (38.158%)  route 1.253ns (61.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 7.722 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.715     3.009    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.478     3.487 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/Q
                         net (fo=1, routed)           1.253     4.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.295     5.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     5.035    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.543     7.722    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     7.722    
                         clock uncertainty           -0.171     7.551    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.029     7.580    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.246ns (35.966%)  route 0.438ns (64.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.148     1.056 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/Q
                         net (fo=1, routed)           0.438     1.494    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag_n_0_]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.098     1.592 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000     1.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092     1.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.246ns (35.714%)  route 0.443ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.148     1.056 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/Q
                         net (fo=1, routed)           0.443     1.499    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.098     1.597 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     1.597    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.171     1.378    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.091     1.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.239%)  route 0.482ns (69.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/Q
                         net (fo=1, routed)           0.482     1.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.600 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092     1.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.246ns (35.639%)  route 0.444ns (64.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.574     0.910    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.148     1.058 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/Q
                         net (fo=1, routed)           0.444     1.502    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct_n_0_]
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.098     1.600 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092     1.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.208ns (29.438%)  route 0.499ns (70.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/Q
                         net (fo=1, routed)           0.499     1.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.044     1.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000     1.615    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.107     1.484    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.207ns (29.245%)  route 0.501ns (70.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.574     0.910    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164     1.074 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]/Q
                         net (fo=1, routed)           0.501     1.574    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.043     1.617 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     1.617    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.107     1.484    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.244ns (34.364%)  route 0.466ns (65.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.574     0.910    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.148     1.058 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/Q
                         net (fo=1, routed)           0.466     1.524    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]
    SLICE_X59Y29         LUT3 (Prop_lut3_I0_O)        0.096     1.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     1.620    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.171     1.378    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.107     1.485    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.139%)  route 0.526ns (73.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X57Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/Q
                         net (fo=1, routed)           0.526     1.575    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy_n_0_]
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     1.620    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.107     1.484    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.247ns (35.159%)  route 0.456ns (64.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.574     0.910    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.148     1.058 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)           0.456     1.513    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X59Y29         LUT3 (Prop_lut3_I0_O)        0.099     1.612 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     1.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.171     1.378    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.092     1.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.206ns (28.611%)  route 0.514ns (71.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.575     0.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/axi_register_aclk
    SLICE_X58Y30         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.164     1.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/Q
                         net (fo=1, routed)           0.514     1.588    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.042     1.630 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     1.630    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.171     1.378    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.107     1.485    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        1.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    12.057    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X43Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.980    13.809    
                         clock uncertainty           -0.036    13.773    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.368    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    12.057    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X42Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X42Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.980    13.809    
                         clock uncertainty           -0.036    13.773    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.319    13.454    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.939%)  route 2.482ns (81.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 12.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.709    11.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y20         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
                         clock pessimism              0.980    13.810    
                         clock uncertainty           -0.036    13.774    
    SLICE_X41Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.369    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    14.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    15.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    16.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.980    18.804    
                         clock uncertainty           -0.036    18.768    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    18.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    14.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    15.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    16.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.980    18.804    
                         clock uncertainty           -0.036    18.768    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    18.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    11.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.980    13.809    
                         clock uncertainty           -0.036    13.773    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.368    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    11.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
                         clock pessimism              0.980    13.809    
                         clock uncertainty           -0.036    13.773    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.368    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    11.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.980    13.809    
                         clock uncertainty           -0.036    13.773    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.368    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    11.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.980    13.809    
                         clock uncertainty           -0.036    13.773    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.368    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.580ns (19.037%)  route 2.467ns (80.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 12.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.693    11.907    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X42Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.980    13.810    
                         clock uncertainty           -0.036    13.774    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.361    13.413    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         13.413    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 8.928 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.807     8.121    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     8.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           9.088    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 8.928 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
                         clock pessimism             -0.807     8.121    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     8.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           9.088    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.085%)  route 0.842ns (81.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 8.906 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.539     9.091    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     8.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.807     8.099    
    SLICE_X37Y18         FDCE (Remov_fdce_C_CLR)     -0.092     8.007    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           9.091    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.127%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.537     9.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.807     8.093    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092     8.001    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -8.001    
                         arrival time                           9.089    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.671%)  route 0.867ns (82.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 8.902 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.563     9.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y22         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.902    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.807     8.095    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     8.003    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -8.003    
                         arrival time                           9.116    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.177%)  route 0.897ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.594     9.146    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X38Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.807     8.096    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     8.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           9.146    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     9.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
                         clock pessimism             -0.807     8.098    
    SLICE_X36Y19         FDCE (Remov_fdce_C_CLR)     -0.067     8.031    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -8.031    
                         arrival time                           9.152    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     9.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism             -0.807     8.098    
    SLICE_X37Y19         FDCE (Remov_fdce_C_CLR)     -0.092     8.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -8.006    
                         arrival time                           9.152    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.715%)  route 0.927ns (83.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.623     9.176    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/C
                         clock pessimism             -0.807     8.096    
    SLICE_X36Y21         FDCE (Remov_fdce_C_CLR)     -0.067     8.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           9.176    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.002%)  route 0.908ns (82.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 8.906 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.605     9.157    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X39Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     8.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.807     8.099    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.092     8.007    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           9.157    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    11.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X43Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.503    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    11.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X42Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X42Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.939%)  route 2.482ns (81.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 12.830 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.709    11.024    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y20         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.036    12.909    
    SLICE_X41Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.504    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    13.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    14.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    14.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    15.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.036    17.903    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.498    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    13.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    14.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    14.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    15.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    15.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    15.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    16.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.824    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.036    17.903    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.498    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    10.986    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.503    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    10.986    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.503    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    10.982    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.503    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.829ns = ( 12.829 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    10.982    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.036    12.908    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.503    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.580ns (19.037%)  route 2.467ns (80.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.830ns = ( 12.830 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.693    11.008    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X42Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.036    12.909    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.361    12.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 8.928 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     8.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.233     8.694    
                         clock uncertainty            0.036     8.730    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     8.638    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -8.638    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 8.928 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     8.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
                         clock pessimism             -0.233     8.694    
                         clock uncertainty            0.036     8.730    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     8.638    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]
  -------------------------------------------------------------------
                         required time                         -8.638    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.085%)  route 0.842ns (81.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     3.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     3.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.539     3.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     3.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     3.672    
                         clock uncertainty            0.036     3.708    
    SLICE_X37Y18         FDCE (Remov_fdce_C_CLR)     -0.092     3.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.127%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.537     8.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.233     8.666    
                         clock uncertainty            0.036     8.702    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092     8.610    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -8.610    
                         arrival time                           8.830    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.671%)  route 0.867ns (82.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 8.902 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.563     8.857    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y22         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.902    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.233     8.668    
                         clock uncertainty            0.036     8.704    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     8.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -8.612    
                         arrival time                           8.857    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.177%)  route 0.897ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.594     8.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X38Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.233     8.669    
                         clock uncertainty            0.036     8.705    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     8.638    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -8.638    
                         arrival time                           8.887    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     8.893    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
                         clock pessimism             -0.233     8.671    
                         clock uncertainty            0.036     8.707    
    SLICE_X36Y19         FDCE (Remov_fdce_C_CLR)     -0.067     8.640    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -8.640    
                         arrival time                           8.893    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     8.893    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism             -0.233     8.671    
                         clock uncertainty            0.036     8.707    
    SLICE_X37Y19         FDCE (Remov_fdce_C_CLR)     -0.092     8.615    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -8.615    
                         arrival time                           8.893    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.715%)  route 0.927ns (83.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.623     8.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.903    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/C
                         clock pessimism             -0.233     8.669    
                         clock uncertainty            0.036     8.705    
    SLICE_X36Y21         FDCE (Remov_fdce_C_CLR)     -0.067     8.638    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -8.638    
                         arrival time                           8.917    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.002%)  route 0.908ns (82.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 8.906 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.605     8.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X39Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     5.478 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     7.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     7.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     8.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     8.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.233     8.672    
                         clock uncertainty            0.036     8.708    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.092     8.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -8.616    
                         arrival time                           8.898    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.825ns = ( 12.825 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.825ns = ( 12.825 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.825ns = ( 12.825 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                         clock pessimism              0.000    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.825ns = ( 12.825 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     6.452 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.063    10.515    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    10.615 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    11.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.349 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/C
                         clock pessimism              0.000    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     3.900    
                         clock uncertainty            0.154     4.054    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     3.900    
                         clock uncertainty            0.154     4.054    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                         clock pessimism              0.000     3.900    
                         clock uncertainty            0.154     4.054    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.226     2.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     2.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     3.059    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.088 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/C
                         clock pessimism              0.000     3.900    
                         clock uncertainty            0.154     4.054    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.751    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :           11  Failing Endpoints,  Worst Slack       -0.261ns,  Total Violation       -1.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    12.057    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X43Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.115    12.237    
                         clock uncertainty           -0.036    12.201    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    12.057    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X42Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X42Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.115    12.237    
                         clock uncertainty           -0.036    12.201    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.319    11.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.939%)  route 2.482ns (81.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 12.123 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.709    11.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y20         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
                         clock pessimism              0.115    12.238    
                         clock uncertainty           -0.036    12.202    
    SLICE_X41Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.797    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    14.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    15.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    16.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.115    17.232    
                         clock uncertainty           -0.036    17.196    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    16.791    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    14.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    15.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    16.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.115    17.232    
                         clock uncertainty           -0.036    17.196    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    16.791    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    11.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.115    12.237    
                         clock uncertainty           -0.036    12.201    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    11.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
                         clock pessimism              0.115    12.237    
                         clock uncertainty           -0.036    12.201    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    11.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.115    12.237    
                         clock uncertainty           -0.036    12.201    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733     6.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     7.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     8.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     9.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    10.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    10.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    11.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.115    12.237    
                         clock uncertainty           -0.036    12.201    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.047ns  (logic 0.580ns (19.037%)  route 2.467ns (80.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 17.123 - 10.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 13.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     6.523 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.733    11.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.380 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    12.113    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.214 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    13.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    14.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    15.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.213 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.693    16.907    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X42Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    17.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.115    17.238    
                         clock uncertainty           -0.036    17.202    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.361    16.841    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -16.907    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 8.582 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.233     8.348    
                         clock uncertainty            0.036     8.385    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     8.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -8.293    
                         arrival time                           9.088    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 8.582 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
                         clock pessimism             -0.233     8.348    
                         clock uncertainty            0.036     8.385    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     8.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]
  -------------------------------------------------------------------
                         required time                         -8.293    
                         arrival time                           9.088    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.085%)  route 0.842ns (81.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 8.560 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.539     9.091    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     8.560    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     8.326    
                         clock uncertainty            0.036     8.363    
    SLICE_X37Y18         FDCE (Remov_fdce_C_CLR)     -0.092     8.271    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -8.271    
                         arrival time                           9.091    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.127%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.537     9.089    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.233     8.320    
                         clock uncertainty            0.036     8.357    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092     8.265    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -8.265    
                         arrival time                           9.089    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.671%)  route 0.867ns (82.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 8.556 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.563     9.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y22         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.556    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.233     8.322    
                         clock uncertainty            0.036     8.359    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     8.267    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -8.267    
                         arrival time                           9.116    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.177%)  route 0.897ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.594     9.146    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X38Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.233     8.323    
                         clock uncertainty            0.036     8.360    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     8.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -8.293    
                         arrival time                           9.146    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     9.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
                         clock pessimism             -0.233     8.325    
                         clock uncertainty            0.036     8.362    
    SLICE_X36Y19         FDCE (Remov_fdce_C_CLR)     -0.067     8.295    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -8.295    
                         arrival time                           9.152    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     9.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism             -0.233     8.325    
                         clock uncertainty            0.036     8.362    
    SLICE_X37Y19         FDCE (Remov_fdce_C_CLR)     -0.092     8.270    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -8.270    
                         arrival time                           9.152    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.715%)  route 0.927ns (83.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.623     9.176    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/C
                         clock pessimism             -0.233     8.323    
                         clock uncertainty            0.036     8.360    
    SLICE_X36Y21         FDCE (Remov_fdce_C_CLR)     -0.067     8.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -8.293    
                         arrival time                           9.176    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.002%)  route 0.908ns (82.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 8.560 - 5.000 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 8.063 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA9                                               0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     5.290 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.887     7.178    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     7.223 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     8.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     8.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.552 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.605     9.157    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X39Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     8.560    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.233     8.326    
                         clock uncertainty            0.036     8.363    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.092     8.271    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -8.271    
                         arrival time                           9.157    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        1.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    11.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X43Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X43Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.142%)  route 2.617ns (81.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.844    11.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X42Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X42Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X42Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.939%)  route 2.482ns (81.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 12.123 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.709    11.024    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y20         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    12.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/C
                         clock pessimism              0.788    12.911    
                         clock uncertainty           -0.036    12.875    
    SLICE_X41Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    13.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    14.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    14.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    15.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.788    17.905    
                         clock uncertainty           -0.036    17.869    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.464    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.184%)  route 2.443ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    13.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    14.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    14.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.670    15.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X40Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.475    17.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X40Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.788    17.905    
                         clock uncertainty           -0.036    17.869    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.464    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    10.986    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.173%)  route 2.445ns (80.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.672    10.986    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X40Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X40Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    10.982    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.200%)  route 2.441ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.122ns = ( 12.122 - 5.000 ) 
    Source Clock Delay      (SCD):    7.961ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817     5.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733     6.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646     7.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     8.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     9.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     9.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.667    10.982    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X41Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.480    12.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X41Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/C
                         clock pessimism              0.788    12.910    
                         clock uncertainty           -0.036    12.874    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.047ns  (logic 0.580ns (19.037%)  route 2.467ns (80.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 17.123 - 10.000 ) 
    Source Clock Delay      (SCD):    7.961ns = ( 12.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     6.540 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.817    10.357    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.733    11.214    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.646    12.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456    13.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.773    14.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124    14.314 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          1.693    16.008    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X42Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    Y10                                               0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469    11.469 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339    14.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    14.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    15.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.481    17.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X42Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism              0.788    17.911    
                         clock uncertainty           -0.036    17.875    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.361    17.514    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                         -16.008    
  -------------------------------------------------------------------
                         slack                                  1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 8.582 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     8.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C
                         clock pessimism             -0.720     7.862    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     7.770    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]
  -------------------------------------------------------------------
                         required time                         -7.770    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.154%)  route 0.839ns (81.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 8.582 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.535     8.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X29Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.840     8.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X29Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C
                         clock pessimism             -0.720     7.862    
    SLICE_X29Y25         FDCE (Remov_fdce_C_CLR)     -0.092     7.770    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]
  -------------------------------------------------------------------
                         required time                         -7.770    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.085%)  route 0.842ns (81.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     1.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     2.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     3.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     3.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.539     3.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     3.560    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.720     2.840    
    SLICE_X37Y18         FDCE (Remov_fdce_C_CLR)     -0.092     2.748    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.127%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.537     8.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X33Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     8.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X33Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.720     7.834    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092     7.742    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -7.742    
                         arrival time                           8.830    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.671%)  route 0.867ns (82.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 8.556 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.563     8.857    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y22         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.814     8.556    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.720     7.836    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     7.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -7.744    
                         arrival time                           8.857    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.177%)  route 0.897ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.594     8.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X38Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X38Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/C
                         clock pessimism             -0.720     7.837    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     7.770    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -7.770    
                         arrival time                           8.887    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     8.893    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C
                         clock pessimism             -0.720     7.839    
    SLICE_X36Y19         FDCE (Remov_fdce_C_CLR)     -0.067     7.772    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -7.772    
                         arrival time                           8.893    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.075%)  route 0.903ns (82.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.600     8.893    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X37Y19         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.817     8.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X37Y19         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/C
                         clock pessimism             -0.720     7.839    
    SLICE_X37Y19         FDCE (Remov_fdce_C_CLR)     -0.092     7.747    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -7.747    
                         arrival time                           8.893    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.715%)  route 0.927ns (83.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 8.557 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.623     8.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X36Y21         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.815     8.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X36Y21         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/C
                         clock pessimism             -0.720     7.837    
    SLICE_X36Y21         FDCE (Remov_fdce_C_CLR)     -0.067     7.770    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -7.770    
                         arrival time                           8.917    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.002%)  route 0.908ns (82.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 8.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.804ns = ( 7.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     5.307 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.611     6.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.963 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.266     7.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.255 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.549     7.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     7.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.303     8.248    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     8.293 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_2/O
                         net (fo=56, routed)          0.605     8.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]_0
    SLICE_X39Y18         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     5.496 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     7.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     7.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.818     8.560    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X39Y18         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.720     7.840    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.092     7.748    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -7.748    
                         arrival time                           8.898    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 12.118 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    12.118    
                         clock uncertainty           -0.154    11.964    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 12.118 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    12.118    
                         clock uncertainty           -0.154    11.964    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 12.118 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                         clock pessimism              0.000    12.118    
                         clock uncertainty           -0.154    11.964    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.642ns (7.523%)  route 7.891ns (92.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 12.118 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           3.849    11.483    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    Y10                                               0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         1.469     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.339     9.808    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100     9.908 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.643    10.551    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.642 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          1.476    12.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/C
                         clock pessimism              0.000    12.118    
                         clock uncertainty           -0.154    11.964    
    SLICE_X35Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.559    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     3.554    
                         clock uncertainty            0.154     3.708    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     3.554    
                         clock uncertainty            0.154     3.708    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]/C
                         clock pessimism              0.000     3.554    
                         clock uncertainty            0.154     3.708    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.209ns (5.465%)  route 3.615ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          1.702     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.800 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[3]_i_2/O
                         net (fo=4, routed)           1.913     4.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X35Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    Y10                                               0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.863     2.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.415 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3/O
                         net (fo=1, routed)           0.298     2.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[3]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.742 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[3]_i_1/O
                         net (fo=60, routed)          0.812     3.554    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X35Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]/C
                         clock pessimism              0.000     3.554    
                         clock uncertainty            0.154     3.708    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  1.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.580ns (17.919%)  route 2.657ns (82.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.830     6.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_1
    SLICE_X56Y27         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.540     7.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/axi_register_aclk
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.154     7.694    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.402     7.292    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.580ns (17.919%)  route 2.657ns (82.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.830     6.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_1
    SLICE_X56Y27         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.540     7.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/axi_register_aclk
    SLICE_X56Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.154     7.694    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.402     7.292    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.580ns (19.267%)  route 2.430ns (80.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.603     6.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg_0
    SLICE_X39Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.887    
                         clock uncertainty           -0.154     7.733    
    SLICE_X39Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.331    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.580ns (19.267%)  route 2.430ns (80.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.603     6.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg_0
    SLICE_X39Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/axi_register_aclk
    SLICE_X39Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.887    
                         clock uncertainty           -0.154     7.733    
    SLICE_X39Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.331    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.580ns (20.428%)  route 2.259ns (79.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.432     5.862    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg_0
    SLICE_X37Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/axi_register_aclk
    SLICE_X37Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.887    
                         clock uncertainty           -0.154     7.733    
    SLICE_X37Y25         FDCE (Recov_fdce_C_CLR)     -0.402     7.331    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.580ns (22.733%)  route 1.971ns (77.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.144     5.574    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_0
    SLICE_X41Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.887    
                         clock uncertainty           -0.154     7.733    
    SLICE_X41Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.331    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.580ns (22.733%)  route 1.971ns (77.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.144     5.574    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg_0
    SLICE_X41Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.887    
                         clock uncertainty           -0.154     7.733    
    SLICE_X41Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.331    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.580ns (22.733%)  route 1.971ns (77.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         1.144     5.574    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg_0
    SLICE_X41Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.478     7.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/axi_register_aclk
    SLICE_X41Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.887    
                         clock uncertainty           -0.154     7.733    
    SLICE_X41Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.331    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.580ns (24.139%)  route 1.823ns (75.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 7.663 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.729     3.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/axi_register_aclk
    SLICE_X28Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=20, routed)          0.827     4.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X26Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=235, routed)         0.996     5.426    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg_0
    SLICE_X40Y20         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.484     7.663    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/axi_register_aclk
    SLICE_X40Y20         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.230     7.893    
                         clock uncertainty           -0.154     7.739    
    SLICE_X40Y20         FDCE (Recov_fdce_C_CLR)     -0.402     7.337    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.636ns (9.507%)  route 6.054ns (90.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.656     2.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/axi_register_aclk
    SLICE_X38Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=22, routed)          4.042     7.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.118     7.628 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          2.011     9.640    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X40Y26         FDPE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.480    12.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/axi_register_aclk
    SLICE_X40Y26         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][5]/C
                         clock pessimism              0.230    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X40Y26         FDPE (Recov_fdpe_C_PRE)     -0.561    12.174    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][5]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  2.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.542%)  route 0.323ns (63.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.439    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y41         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y41         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.542%)  route 0.323ns (63.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.439    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y41         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y41         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.542%)  route 0.323ns (63.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.439    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X18Y41         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y41         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.542%)  route 0.323ns (63.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.439    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X18Y41         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y41         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.443    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y42         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y42         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.443    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y42         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y42         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.443    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y42         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y42         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.443    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y42         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y42         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.443    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y42         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y42         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y42         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.630%)  route 0.322ns (63.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.594     0.930    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.119     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.235 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.202     1.437    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y43         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.865     1.231    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X19Y43         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X19Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.580ns (30.018%)  route 1.352ns (69.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.619     4.090    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.733     4.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.546     7.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     7.726    
                         clock uncertainty           -0.171     7.554    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.149    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.580ns (30.018%)  route 1.352ns (69.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.619     4.090    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.733     4.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.546     7.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     7.726    
                         clock uncertainty           -0.171     7.554    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.149    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.580ns (30.018%)  route 1.352ns (69.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.619     4.090    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.733     4.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.546     7.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
                         clock pessimism              0.000     7.726    
                         clock uncertainty           -0.171     7.554    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.149    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.580ns (30.018%)  route 1.352ns (69.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.619     4.090    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.214 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.733     4.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.546     7.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
                         clock pessimism              0.000     7.726    
                         clock uncertainty           -0.171     7.554    
    SLICE_X64Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.149    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  2.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.405%)  route 0.546ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.237     1.291    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.309     1.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.842     1.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.171     1.379    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.287    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.405%)  route 0.546ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.237     1.291    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.309     1.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.842     1.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.171     1.379    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.287    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.405%)  route 0.546ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.237     1.291    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.309     1.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.842     1.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.171     1.379    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.287    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.405%)  route 0.546ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.237     1.291    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X66Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=49, routed)          0.309     1.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X64Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.842     1.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.171     1.379    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.287    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.455%)  route 1.056ns (64.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.608     4.649    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X62Y28         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     5.453    
                         clock uncertainty           -0.083     5.370    
    SLICE_X62Y28         FDCE (Recov_fdce_C_CLR)     -0.314     5.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.455%)  route 1.056ns (64.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.608     4.649    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_0
    SLICE_X62Y28         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     5.453    
                         clock uncertainty           -0.083     5.370    
    SLICE_X62Y28         FDCE (Recov_fdce_C_CLR)     -0.314     5.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.455%)  route 1.056ns (64.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.608     4.649    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X62Y28         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     5.453    
                         clock uncertainty           -0.083     5.370    
    SLICE_X62Y28         FDCE (Recov_fdce_C_CLR)     -0.314     5.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 fall@2.500ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.455%)  route 1.056ns (64.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 5.223 - 2.500 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.608     4.649    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_0
    SLICE_X62Y28         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     3.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.544     5.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X62Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     5.453    
                         clock uncertainty           -0.083     5.370    
    SLICE_X62Y28         FDCE (Recov_fdce_C_CLR)     -0.314     5.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.580ns (25.719%)  route 1.675ns (74.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.227     5.268    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y24         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y24         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y24         FDCE (Recov_fdce_C_CLR)     -0.405     7.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.985%)  route 1.652ns (74.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.204     5.245    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X59Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.985%)  route 1.652ns (74.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.204     5.245    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X59Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.985%)  route 1.652ns (74.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.204     5.245    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.985%)  route 1.652ns (74.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.204     5.245    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.985%)  route 1.652ns (74.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.719     3.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.456     3.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.448     3.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.204     5.245    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y25         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.537     7.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y25         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X59Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.814%)  route 0.381ns (67.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.213     1.478    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_0
    SLICE_X62Y27         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism             -0.263     0.943    
    SLICE_X62Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.814%)  route 0.381ns (67.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.213     1.478    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X62Y27         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/C
                         clock pessimism             -0.263     0.943    
    SLICE_X62Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.814%)  route 0.381ns (67.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.213     1.478    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X62Y27         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]/C
                         clock pessimism             -0.263     0.943    
    SLICE_X62Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.814%)  route 0.381ns (67.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.213     1.478    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X62Y27         FDPE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.840     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y27         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]/C
                         clock pessimism             -0.263     0.943    
    SLICE_X62Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     0.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.210%)  route 0.374ns (66.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.206     1.472    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism             -0.263     0.944    
    SLICE_X59Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.210%)  route 0.374ns (66.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.206     1.472    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism             -0.263     0.944    
    SLICE_X59Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.210%)  route 0.374ns (66.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.206     1.472    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism             -0.263     0.944    
    SLICE_X59Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.210%)  route 0.374ns (66.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.206     1.472    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X59Y29         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism             -0.263     0.944    
    SLICE_X59Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.211     1.476    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X63Y28         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.841     1.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X63Y28         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                         clock pessimism             -0.263     0.944    
    SLICE_X63Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.966%)  route 0.435ns (70.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.576     0.912    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X64Y29         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.266 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.267     1.532    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X62Y26         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.838     1.204    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X62Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.659    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 0.124ns (3.428%)  route 3.494ns (96.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.494     3.494    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.618 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.618    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y36         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477     2.656    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y36         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.045ns (2.979%)  route 1.466ns (97.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.466     1.466    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.511 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.511    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y36         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.820     1.186    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y36         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.580ns (11.779%)  route 4.344ns (88.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.829     6.300    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.424 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.515     7.939    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X23Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.576     2.755    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.580ns (11.779%)  route 4.344ns (88.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.829     6.300    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.424 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.515     7.939    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X23Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.576     2.755    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.890%)  route 3.596ns (86.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.829     6.300    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.424 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.767     7.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.578     2.757    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 0.580ns (13.890%)  route 3.596ns (86.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.829     6.300    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.424 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.767     7.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.578     2.757    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.166%)  route 3.514ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.829     6.300    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.424 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.686     7.109    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y44         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.580     2.759    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y44         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.166%)  route 3.514ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.829     6.300    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.424 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.686     7.109    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y44         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.580     2.759    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y44         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 0.456ns (11.298%)  route 3.580ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.580     7.051    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X43Y93         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.479     2.658    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X43Y93         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.759ns  (logic 0.456ns (16.526%)  route 2.303ns (83.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.721     3.015    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.303     5.774    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X41Y60         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477     2.656    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X41Y60         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.033     2.088    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X41Y60         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.822     1.188    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X41Y60         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.141ns (8.378%)  route 1.542ns (91.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.542     2.596    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X43Y93         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.824     1.190    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X43Y93         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.186ns (10.025%)  route 1.669ns (89.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.380     2.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.479 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.290     2.769    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y44         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.865     1.231    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y44         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.186ns (10.025%)  route 1.669ns (89.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.380     2.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.479 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.290     2.769    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y44         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.865     1.231    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y44         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.186ns (9.787%)  route 1.715ns (90.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.380     2.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.479 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.335     2.814    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.186ns (9.787%)  route 1.715ns (90.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.380     2.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.479 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.335     2.814    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.864     1.230    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.186ns (8.556%)  route 1.988ns (91.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.380     2.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.479 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.608     3.087    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X23Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.862     1.228    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.186ns (8.556%)  route 1.988ns (91.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.578     0.914    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y33         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.380     2.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.479 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.608     3.087    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X23Y40         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.862     1.228    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y40         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.133ns (50.071%)  route 4.122ns (49.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.712     3.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.518     3.524 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           4.122     7.646    SPW_Dout_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         3.615    11.261 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000    11.261    SPW_Dout
    AA11                                                              r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.058ns (51.330%)  route 3.848ns (48.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.711     3.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           3.848     7.309    SPW_Sout_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    10.911 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000    10.911    SPW_Sout
    Y11                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.443ns (50.444%)  route 1.418ns (49.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.571     0.907    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X59Y26         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           1.418     2.465    SPW_Sout_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.302     3.768 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    SPW_Sout
    Y11                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.480ns (49.296%)  route 1.522ns (50.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.573     0.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X58Y27         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           1.522     2.594    SPW_Dout_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         1.316     3.910 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     3.910    SPW_Dout
    AA11                                                              r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------





