<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>
defines: 
time_elapsed: 6.972s
ram usage: 79688 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqwa7usrp/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:9</a>: No timescale set for &#34;bsg_crossbar_control_o_by_i&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-130" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:130</a>: No timescale set for &#34;bsg_mem_banked_crossbar&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:9</a>: Compile module &#34;work@bsg_crossbar_control_o_by_i&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-130" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:130</a>: Compile module &#34;work@bsg_mem_banked_crossbar&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:27</a>: Implicit port type (wire) for &#34;yumi_o&#34;,
there are 2 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-160" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:160</a>: Implicit port type (wire) for &#34;yumi_o&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-205" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:205</a>: Compile generate block &#34;work@bsg_mem_banked_crossbar.genblk2&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-130" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:130</a>: Top level module &#34;work@bsg_mem_banked_crossbar&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-46" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:46</a>: Cannot find a module definition for &#34;work@bsg_crossbar_control_o_by_i::bsg_transpose&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-112" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:112</a>: Cannot find a module definition for &#34;work@bsg_crossbar_control_o_by_i::bsg_transpose&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-237" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:237</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-255" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:255</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-267" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:267</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-279" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:279</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-332" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:332</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_transpose&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-339" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:339</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-348" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:348</a>: Cannot find a module definition for &#34;work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 11.

[NTE:EL0511] Nb leaf instances: 9.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 18
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpqwa7usrp/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_crossbar_control_o_by_i
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqwa7usrp/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqwa7usrp/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_mem_banked_crossbar)
 |vpiName:work@bsg_mem_banked_crossbar
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_mem_banked_crossbar
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_mem_banked_crossbar
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_mem_banked_crossbar
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_crossbar_control_o_by_i, file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:9, parent:work@bsg_mem_banked_crossbar
   |vpiDefName:work@bsg_crossbar_control_o_by_i
   |vpiFullName:work@bsg_crossbar_control_o_by_i
   |vpiPort:
   \_port: (clk_i), line:19
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:19
         |vpiName:clk_i
         |vpiFullName:work@bsg_crossbar_control_o_by_i.clk_i
   |vpiPort:
   \_port: (reset_i), line:20
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:20
         |vpiName:reset_i
         |vpiFullName:work@bsg_crossbar_control_o_by_i.reset_i
   |vpiPort:
   \_port: (reverse_pr_i), line:23
     |vpiName:reverse_pr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reverse_pr_i), line:23
         |vpiName:reverse_pr_i
         |vpiFullName:work@bsg_crossbar_control_o_by_i.reverse_pr_i
   |vpiPort:
   \_port: (valid_i), line:25
     |vpiName:valid_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (valid_i), line:25
         |vpiName:valid_i
         |vpiFullName:work@bsg_crossbar_control_o_by_i.valid_i
   |vpiPort:
   \_port: (sel_io_i), line:26
     |vpiName:sel_io_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel_io_i), line:26
         |vpiName:sel_io_i
         |vpiFullName:work@bsg_crossbar_control_o_by_i.sel_io_i
   |vpiPort:
   \_port: (yumi_o), line:27
     |vpiName:yumi_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_o), line:27
         |vpiName:yumi_o
         |vpiFullName:work@bsg_crossbar_control_o_by_i.yumi_o
   |vpiPort:
   \_port: (ready_i), line:30
     |vpiName:ready_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ready_i), line:30
         |vpiName:ready_i
         |vpiFullName:work@bsg_crossbar_control_o_by_i.ready_i
   |vpiPort:
   \_port: (valid_o), line:31
     |vpiName:valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (valid_o), line:31
         |vpiName:valid_o
         |vpiFullName:work@bsg_crossbar_control_o_by_i.valid_o
   |vpiPort:
   \_port: (grants_oi_one_hot_o), line:32
     |vpiName:grants_oi_one_hot_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (grants_oi_one_hot_o), line:32
         |vpiName:grants_oi_one_hot_o
         |vpiFullName:work@bsg_crossbar_control_o_by_i.grants_oi_one_hot_o
   |vpiNet:
   \_logic_net: (clk_i), line:19
   |vpiNet:
   \_logic_net: (reset_i), line:20
   |vpiNet:
   \_logic_net: (reverse_pr_i), line:23
   |vpiNet:
   \_logic_net: (valid_i), line:25
   |vpiNet:
   \_logic_net: (sel_io_i), line:26
   |vpiNet:
   \_logic_net: (yumi_o), line:27
   |vpiNet:
   \_logic_net: (ready_i), line:30
   |vpiNet:
   \_logic_net: (valid_o), line:31
   |vpiNet:
   \_logic_net: (grants_oi_one_hot_o), line:32
   |vpiNet:
   \_logic_net: (sel_io_one_hot), line:35
     |vpiName:sel_io_one_hot
     |vpiFullName:work@bsg_crossbar_control_o_by_i.sel_io_one_hot
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (grants_io_one_hot), line:35
     |vpiName:grants_io_one_hot
     |vpiFullName:work@bsg_crossbar_control_o_by_i.grants_io_one_hot
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (sel_oi_one_hot), line:36
     |vpiName:sel_oi_one_hot
     |vpiFullName:work@bsg_crossbar_control_o_by_i.sel_oi_one_hot
     |vpiNetType:36
   |vpiParamAssign:
   \_param_assign: , line:9
     |vpiRhs:
     \_constant: , line:9
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (i_els_p), line:9
       |vpiName:i_els_p
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (o_els_p), line:10
       |vpiName:o_els_p
   |vpiParamAssign:
   \_param_assign: , line:16
     |vpiRhs:
     \_constant: , line:16
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (rr_lo_hi_p), line:16
       |vpiName:rr_lo_hi_p
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_operation: , line:17
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:17
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:17
           |vpiDecompile:-1
           |INT:-1
         |vpiOperand:
         \_constant: , line:17
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:17
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:17
         |vpiDecompile:0
         |INT:0
     |vpiLhs:
     \_parameter: (lg_o_els_lp), line:17
       |vpiName:lg_o_els_lp
   |vpiParameter:
   \_parameter: (i_els_p), line:9
   |vpiParameter:
   \_parameter: (o_els_p), line:10
   |vpiParameter:
   \_parameter: (rr_lo_hi_p), line:16
   |vpiParameter:
   \_parameter: (lg_o_els_lp), line:17
 |uhdmallModules:
 \_module: work@bsg_mem_banked_crossbar, file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130, parent:work@bsg_mem_banked_crossbar
   |vpiDefName:work@bsg_mem_banked_crossbar
   |vpiFullName:work@bsg_mem_banked_crossbar
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_immediate_assert: , line:172
       |vpiExpr:
       \_operation: , line:172
         |vpiOpType:14
         |vpiOperand:
         \_operation: , line:172
           |vpiOpType:28
           |vpiOperand:
           \_constant: , line:172
             |vpiDecompile:-1
             |INT:-1
           |vpiOperand:
           \_constant: , line:172
             |vpiDecompile:-2
             |INT:-2
         |vpiOperand:
         \_constant: , line:172
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_sys_func_call: ($error), line:173
         |vpiName:$error
         |vpiArgument:
         \_constant: , line:173
           |vpiConstType:6
           |vpiDecompile:&#34;bank_size_p must be a power of 2&#34;
           |vpiSize:34
           |STRING:&#34;bank_size_p must be a power of 2&#34;
   |vpiProcess:
   \_always: , line:185
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:185
       |vpiCondition:
       \_operation: , line:185
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:185
           |vpiName:clk_i
           |vpiFullName:work@bsg_mem_banked_crossbar.clk_i
       |vpiStmt:
       \_assignment: , line:186
         |vpiLhs:
         \_ref_obj: (addr_r), line:186
           |vpiName:addr_r
           |vpiFullName:work@bsg_mem_banked_crossbar.addr_r
         |vpiRhs:
         \_ref_obj: (addr_i), line:186
           |vpiName:addr_i
           |vpiFullName:work@bsg_mem_banked_crossbar.addr_i
   |vpiProcess:
   \_always: , line:322
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:322
       |vpiCondition:
       \_operation: , line:322
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:322
           |vpiName:clk_i
           |vpiFullName:work@bsg_mem_banked_crossbar.clk_i
       |vpiStmt:
       \_begin: , line:323
         |vpiFullName:work@bsg_mem_banked_crossbar
         |vpiStmt:
         \_assignment: , line:324
           |vpiLhs:
           \_ref_obj: (bank_port_grants_one_hot_r), line:324
             |vpiName:bank_port_grants_one_hot_r
             |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_grants_one_hot_r
           |vpiRhs:
           \_ref_obj: (bank_port_grants_one_hot), line:324
             |vpiName:bank_port_grants_one_hot
             |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_grants_one_hot
         |vpiStmt:
         \_assignment: , line:325
           |vpiLhs:
           \_ref_obj: (bank_w_r), line:325
             |vpiName:bank_w_r
             |vpiFullName:work@bsg_mem_banked_crossbar.bank_w_r
           |vpiRhs:
           \_ref_obj: (bank_w), line:325
             |vpiName:bank_w
             |vpiFullName:work@bsg_mem_banked_crossbar.bank_w
         |vpiStmt:
         \_assignment: , line:326
           |vpiLhs:
           \_ref_obj: (bank_v_r), line:326
             |vpiName:bank_v_r
             |vpiFullName:work@bsg_mem_banked_crossbar.bank_v_r
           |vpiRhs:
           \_ref_obj: (bank_v), line:326
             |vpiName:bank_v
             |vpiFullName:work@bsg_mem_banked_crossbar.bank_v
   |vpiPort:
   \_port: (clk_i), line:149
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:149
         |vpiName:clk_i
         |vpiFullName:work@bsg_mem_banked_crossbar.clk_i
   |vpiPort:
   \_port: (reset_i), line:150
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:150
         |vpiName:reset_i
         |vpiFullName:work@bsg_mem_banked_crossbar.reset_i
   |vpiPort:
   \_port: (reverse_pr_i), line:152
     |vpiName:reverse_pr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reverse_pr_i), line:152
         |vpiName:reverse_pr_i
         |vpiFullName:work@bsg_mem_banked_crossbar.reverse_pr_i
   |vpiPort:
   \_port: (v_i), line:154
     |vpiName:v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_i), line:154
         |vpiName:v_i
         |vpiFullName:work@bsg_mem_banked_crossbar.v_i
   |vpiPort:
   \_port: (w_i), line:155
     |vpiName:w_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_i), line:155
         |vpiName:w_i
         |vpiFullName:work@bsg_mem_banked_crossbar.w_i
   |vpiPort:
   \_port: (addr_i), line:156
     |vpiName:addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr_i), line:156
         |vpiName:addr_i
         |vpiFullName:work@bsg_mem_banked_crossbar.addr_i
   |vpiPort:
   \_port: (data_i), line:157
     |vpiName:data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_i), line:157
         |vpiName:data_i
         |vpiFullName:work@bsg_mem_banked_crossbar.data_i
   |vpiPort:
   \_port: (mask_i), line:158
     |vpiName:mask_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mask_i), line:158
         |vpiName:mask_i
         |vpiFullName:work@bsg_mem_banked_crossbar.mask_i
   |vpiPort:
   \_port: (yumi_o), line:160
     |vpiName:yumi_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_o), line:160
         |vpiName:yumi_o
         |vpiFullName:work@bsg_mem_banked_crossbar.yumi_o
   |vpiPort:
   \_port: (v_o), line:161
     |vpiName:v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_o), line:161
         |vpiName:v_o
         |vpiFullName:work@bsg_mem_banked_crossbar.v_o
   |vpiPort:
   \_port: (data_o), line:162
     |vpiName:data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_o), line:162
         |vpiName:data_o
         |vpiFullName:work@bsg_mem_banked_crossbar.data_o
   |vpiNet:
   \_logic_net: (clk_i), line:149
   |vpiNet:
   \_logic_net: (reset_i), line:150
   |vpiNet:
   \_logic_net: (reverse_pr_i), line:152
   |vpiNet:
   \_logic_net: (v_i), line:154
   |vpiNet:
   \_logic_net: (w_i), line:155
   |vpiNet:
   \_logic_net: (addr_i), line:156
   |vpiNet:
   \_logic_net: (data_i), line:157
   |vpiNet:
   \_logic_net: (mask_i), line:158
   |vpiNet:
   \_logic_net: (yumi_o), line:160
   |vpiNet:
   \_logic_net: (v_o), line:161
   |vpiNet:
   \_logic_net: (data_o), line:162
   |vpiNet:
   \_logic_net: (bank_reqs), line:178
     |vpiName:bank_reqs
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_reqs
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (addr_r), line:183
     |vpiName:addr_r
     |vpiFullName:work@bsg_mem_banked_crossbar.addr_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_port_grants_one_hot), line:212
     |vpiName:bank_port_grants_one_hot
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_grants_one_hot
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_port_grants_one_hot_r), line:213
     |vpiName:bank_port_grants_one_hot_r
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_grants_one_hot_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_v), line:214
     |vpiName:bank_v
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_v
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_v_r), line:214
     |vpiName:bank_v_r
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_v_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_data), line:235
     |vpiName:bank_data
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_data_out), line:235
     |vpiName:bank_data_out
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_data_out
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_req_addr), line:247
     |vpiName:bank_req_addr
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_req_addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_addr), line:253
     |vpiName:bank_addr
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_w), line:265
     |vpiName:bank_w
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_w
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_w_r), line:265
     |vpiName:bank_w_r
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_w_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (bank_mask), line:277
     |vpiName:bank_mask
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_mask
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (port_bank_grants_one_hot), line:330
     |vpiName:port_bank_grants_one_hot
     |vpiFullName:work@bsg_mem_banked_crossbar.port_bank_grants_one_hot
     |vpiNetType:36
   |vpiParamAssign:
   \_param_assign: , line:131
     |vpiRhs:
     \_constant: , line:131
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (num_ports_p), line:131
       |vpiName:num_ports_p
   |vpiParamAssign:
   \_param_assign: , line:132
     |vpiRhs:
     \_constant: , line:132
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (num_banks_p), line:132
       |vpiName:num_banks_p
   |vpiParamAssign:
   \_param_assign: , line:134
     |vpiRhs:
     \_constant: , line:134
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (bank_size_p), line:134
       |vpiName:bank_size_p
   |vpiParamAssign:
   \_param_assign: , line:136
     |vpiRhs:
     \_constant: , line:136
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (rr_lo_hi_p), line:136
       |vpiName:rr_lo_hi_p
   |vpiParamAssign:
   \_param_assign: , line:137
     |vpiRhs:
     \_operation: , line:137
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:137
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:137
           |vpiDecompile:-1
           |INT:-1
         |vpiOperand:
         \_constant: , line:137
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:137
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:137
         |vpiDecompile:0
         |INT:0
     |vpiLhs:
     \_parameter: (addr_hash_width_lp), line:137
       |vpiName:addr_hash_width_lp
   |vpiParamAssign:
   \_param_assign: , line:138
     |vpiRhs:
     \_operation: , line:138
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:138
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:138
           |vpiDecompile:-1
           |INT:-1
         |vpiOperand:
         \_constant: , line:138
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:138
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:138
         |vpiDecompile:0
         |INT:0
     |vpiLhs:
     \_parameter: (bank_addr_width_lp), line:138
       |vpiName:bank_addr_width_lp
   |vpiParamAssign:
   \_param_assign: , line:140
     |vpiRhs:
     \_operation: , line:140
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:140
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:140
           |vpiDecompile:-1
           |INT:-1
         |vpiOperand:
         \_constant: , line:140
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_operation: , line:141
         |vpiOpType:32
         |vpiOperand:
         \_operation: , line:138
           |vpiOpType:14
           |vpiOperand:
           \_constant: , line:138
             |vpiDecompile:-1
             |INT:-1
           |vpiOperand:
           \_constant: , line:138
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_constant: , line:138
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiOperand:
         \_constant: , line:138
           |vpiDecompile:0
           |INT:0
       |vpiOperand:
       \_operation: , line:142
         |vpiOpType:24
         |vpiOperand:
         \_operation: , line:142
           |vpiOpType:32
           |vpiOperand:
           \_operation: , line:137
             |vpiOpType:14
             |vpiOperand:
             \_constant: , line:137
               |vpiDecompile:-1
               |INT:-1
             |vpiOperand:
             \_constant: , line:137
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_constant: , line:137
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiOperand:
           \_constant: , line:137
             |vpiDecompile:0
             |INT:0
         |vpiOperand:
         \_operation: , line:142
           |vpiOpType:32
           |vpiOperand:
           \_operation: , line:138
             |vpiOpType:14
             |vpiOperand:
             \_constant: , line:138
               |vpiDecompile:-1
               |INT:-1
             |vpiOperand:
             \_constant: , line:138
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_constant: , line:138
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiOperand:
           \_constant: , line:138
             |vpiDecompile:0
             |INT:0
     |vpiLhs:
     \_parameter: (addr_width_lp), line:140
       |vpiName:addr_width_lp
   |vpiParamAssign:
   \_param_assign: , line:144
     |vpiRhs:
     \_constant: , line:144
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (data_width_p), line:144
       |vpiName:data_width_p
   |vpiParamAssign:
   \_param_assign: , line:145
     |vpiRhs:
     \_constant: , line:145
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (debug_p), line:145
       |vpiName:debug_p
   |vpiParamAssign:
   \_param_assign: , line:146
     |vpiRhs:
     \_constant: , line:146
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (debug_reads_p), line:146
       |vpiName:debug_reads_p
   |vpiParamAssign:
   \_param_assign: , line:147
     |vpiRhs:
     \_constant: , line:147
       |vpiDecompile:536870911
       |INT:536870911
     |vpiLhs:
     \_parameter: (mask_width_lp), line:147
       |vpiName:mask_width_lp
   |vpiParamAssign:
   \_param_assign: , line:165
     |vpiRhs:
     \_constant: , line:165
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (debug_lp), line:165
       |vpiName:debug_lp
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:167
     |vpiRhs:
     \_constant: , line:167
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (debug_reads_lp), line:167
       |vpiName:debug_reads_lp
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (num_ports_p), line:131
   |vpiParameter:
   \_parameter: (num_banks_p), line:132
   |vpiParameter:
   \_parameter: (bank_size_p), line:134
   |vpiParameter:
   \_parameter: (rr_lo_hi_p), line:136
   |vpiParameter:
   \_parameter: (addr_hash_width_lp), line:137
   |vpiParameter:
   \_parameter: (bank_addr_width_lp), line:138
   |vpiParameter:
   \_parameter: (addr_width_lp), line:140
   |vpiParameter:
   \_parameter: (data_width_p), line:144
   |vpiParameter:
   \_parameter: (debug_p), line:145
   |vpiParameter:
   \_parameter: (debug_reads_p), line:146
   |vpiParameter:
   \_parameter: (mask_width_lp), line:147
   |vpiParameter:
   \_parameter: (debug_lp), line:165
   |vpiParameter:
   \_parameter: (debug_reads_lp), line:167
 |uhdmtopModules:
 \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiDefName:work@bsg_mem_banked_crossbar
   |vpiName:work@bsg_mem_banked_crossbar
   |vpiPort:
   \_port: (clk_i), line:149, parent:work@bsg_mem_banked_crossbar
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:149, parent:work@bsg_mem_banked_crossbar
         |vpiName:clk_i
         |vpiFullName:work@bsg_mem_banked_crossbar.clk_i
   |vpiPort:
   \_port: (reset_i), line:150, parent:work@bsg_mem_banked_crossbar
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:150, parent:work@bsg_mem_banked_crossbar
         |vpiName:reset_i
         |vpiFullName:work@bsg_mem_banked_crossbar.reset_i
   |vpiPort:
   \_port: (reverse_pr_i), line:152, parent:work@bsg_mem_banked_crossbar
     |vpiName:reverse_pr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reverse_pr_i), line:152, parent:work@bsg_mem_banked_crossbar
         |vpiName:reverse_pr_i
         |vpiFullName:work@bsg_mem_banked_crossbar.reverse_pr_i
   |vpiPort:
   \_port: (v_i), line:154, parent:work@bsg_mem_banked_crossbar
     |vpiName:v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_i), line:154, parent:work@bsg_mem_banked_crossbar
         |vpiName:v_i
         |vpiFullName:work@bsg_mem_banked_crossbar.v_i
   |vpiPort:
   \_port: (w_i), line:155, parent:work@bsg_mem_banked_crossbar
     |vpiName:w_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_i), line:155, parent:work@bsg_mem_banked_crossbar
         |vpiName:w_i
         |vpiFullName:work@bsg_mem_banked_crossbar.w_i
   |vpiPort:
   \_port: (addr_i), line:156, parent:work@bsg_mem_banked_crossbar
     |vpiName:addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr_i), line:156, parent:work@bsg_mem_banked_crossbar
         |vpiName:addr_i
         |vpiFullName:work@bsg_mem_banked_crossbar.addr_i
   |vpiPort:
   \_port: (data_i), line:157, parent:work@bsg_mem_banked_crossbar
     |vpiName:data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_i), line:157, parent:work@bsg_mem_banked_crossbar
         |vpiName:data_i
         |vpiFullName:work@bsg_mem_banked_crossbar.data_i
   |vpiPort:
   \_port: (mask_i), line:158, parent:work@bsg_mem_banked_crossbar
     |vpiName:mask_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mask_i), line:158, parent:work@bsg_mem_banked_crossbar
         |vpiName:mask_i
         |vpiFullName:work@bsg_mem_banked_crossbar.mask_i
   |vpiPort:
   \_port: (yumi_o), line:160, parent:work@bsg_mem_banked_crossbar
     |vpiName:yumi_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_o), line:160, parent:work@bsg_mem_banked_crossbar
         |vpiName:yumi_o
         |vpiFullName:work@bsg_mem_banked_crossbar.yumi_o
   |vpiPort:
   \_port: (v_o), line:161, parent:work@bsg_mem_banked_crossbar
     |vpiName:v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_o), line:161, parent:work@bsg_mem_banked_crossbar
         |vpiName:v_o
         |vpiFullName:work@bsg_mem_banked_crossbar.v_o
   |vpiPort:
   \_port: (data_o), line:162, parent:work@bsg_mem_banked_crossbar
     |vpiName:data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_o), line:162, parent:work@bsg_mem_banked_crossbar
         |vpiName:data_o
         |vpiFullName:work@bsg_mem_banked_crossbar.data_o
   |vpiModule:
   \_module: work@bsg_crossbar_control_o_by_i (crossbar_control), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:216, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_crossbar_control_o_by_i
     |vpiName:crossbar_control
     |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control
     |vpiPort:
     \_port: (clk_i), line:19, parent:crossbar_control
       |vpiName:clk_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk_i), line:220
         |vpiName:clk_i
         |vpiActual:
         \_logic_net: (clk_i), line:149, parent:work@bsg_mem_banked_crossbar
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk_i), line:19, parent:crossbar_control
           |vpiName:clk_i
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.clk_i
     |vpiPort:
     \_port: (reset_i), line:20, parent:crossbar_control
       |vpiName:reset_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (reset_i), line:221
         |vpiName:reset_i
         |vpiActual:
         \_logic_net: (reset_i), line:150, parent:work@bsg_mem_banked_crossbar
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reset_i), line:20, parent:crossbar_control
           |vpiName:reset_i
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.reset_i
     |vpiPort:
     \_port: (reverse_pr_i), line:23, parent:crossbar_control
       |vpiName:reverse_pr_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (reverse_pr_i), line:222
         |vpiName:reverse_pr_i
         |vpiActual:
         \_logic_net: (reverse_pr_i), line:152, parent:work@bsg_mem_banked_crossbar
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reverse_pr_i), line:23, parent:crossbar_control
           |vpiName:reverse_pr_i
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.reverse_pr_i
     |vpiPort:
     \_port: (valid_i), line:25, parent:crossbar_control
       |vpiName:valid_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (v_i), line:224
         |vpiName:v_i
         |vpiActual:
         \_logic_net: (v_i), line:154, parent:work@bsg_mem_banked_crossbar
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (valid_i), line:25, parent:crossbar_control
           |vpiName:valid_i
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.valid_i
     |vpiPort:
     \_port: (sel_io_i), line:26, parent:crossbar_control
       |vpiName:sel_io_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (bank_reqs), line:225
         |vpiName:bank_reqs
         |vpiActual:
         \_logic_net: (bank_reqs), line:178, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_reqs
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_reqs
           |vpiNetType:36
           |vpiRange:
           \_range: , line:178
             |vpiLeftRange:
             \_constant: , line:178
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:178
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:178
             |vpiLeftRange:
             \_constant: , line:178
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:178
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (sel_io_i), line:26, parent:crossbar_control
           |vpiName:sel_io_i
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.sel_io_i
     |vpiPort:
     \_port: (yumi_o), line:27, parent:crossbar_control
       |vpiName:yumi_o
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (yumi_o), line:226
         |vpiName:yumi_o
         |vpiActual:
         \_logic_net: (yumi_o), line:160, parent:work@bsg_mem_banked_crossbar
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (yumi_o), line:27, parent:crossbar_control
           |vpiName:yumi_o
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.yumi_o
     |vpiPort:
     \_port: (ready_i), line:30, parent:crossbar_control
       |vpiName:ready_i
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:229
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:229
           |vpiDecompile:18446744073709551615
           |INT:-1
         |vpiOperand:
         \_constant: , line:229
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (ready_i), line:30, parent:crossbar_control
           |vpiName:ready_i
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.ready_i
     |vpiPort:
     \_port: (valid_o), line:31, parent:crossbar_control
       |vpiName:valid_o
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (bank_v), line:230
         |vpiName:bank_v
         |vpiActual:
         \_logic_net: (bank_v), line:214, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_v
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_v
           |vpiNetType:36
           |vpiRange:
           \_range: , line:214
             |vpiLeftRange:
             \_constant: , line:214
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:214
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (valid_o), line:31, parent:crossbar_control
           |vpiName:valid_o
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.valid_o
     |vpiPort:
     \_port: (grants_oi_one_hot_o), line:32, parent:crossbar_control
       |vpiName:grants_oi_one_hot_o
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (bank_port_grants_one_hot), line:231
         |vpiName:bank_port_grants_one_hot
         |vpiActual:
         \_logic_net: (bank_port_grants_one_hot), line:212, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_port_grants_one_hot
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_grants_one_hot
           |vpiNetType:36
           |vpiRange:
           \_range: , line:212
             |vpiLeftRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:212
             |vpiLeftRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (grants_oi_one_hot_o), line:32, parent:crossbar_control
           |vpiName:grants_oi_one_hot_o
           |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.grants_oi_one_hot_o
     |vpiModule:
     \_module: work@bsg_crossbar_control_o_by_i::bsg_transpose (transpose0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:46, parent:crossbar_control
       |vpiDefName:work@bsg_crossbar_control_o_by_i::bsg_transpose
       |vpiName:transpose0
       |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.transpose0
       |vpiPort:
       \_port: (i), parent:transpose0
         |vpiName:i
         |vpiHighConn:
         \_ref_obj: (sel_io_one_hot), line:49
           |vpiName:sel_io_one_hot
           |vpiActual:
           \_logic_net: (sel_io_one_hot), line:35, parent:crossbar_control
             |vpiName:sel_io_one_hot
             |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.sel_io_one_hot
             |vpiNetType:36
             |vpiRange:
             \_range: , line:35
               |vpiLeftRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:18446744073709551614
                 |vpiSize:32
                 |INT:-1
               |vpiRightRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiRange:
             \_range: , line:35
               |vpiLeftRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:18446744073709551614
                 |vpiSize:32
                 |INT:-1
               |vpiRightRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
       |vpiPort:
       \_port: (o), parent:transpose0
         |vpiName:o
         |vpiHighConn:
         \_ref_obj: (sel_oi_one_hot), line:50
           |vpiName:sel_oi_one_hot
           |vpiActual:
           \_logic_net: (sel_oi_one_hot), line:36, parent:crossbar_control
             |vpiName:sel_oi_one_hot
             |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.sel_oi_one_hot
             |vpiNetType:36
             |vpiRange:
             \_range: , line:36
               |vpiLeftRange:
               \_constant: , line:36
                 |vpiConstType:7
                 |vpiDecompile:18446744073709551614
                 |vpiSize:32
                 |INT:-1
               |vpiRightRange:
               \_constant: , line:36
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiRange:
             \_range: , line:36
               |vpiLeftRange:
               \_constant: , line:36
                 |vpiConstType:7
                 |vpiDecompile:18446744073709551614
                 |vpiSize:32
                 |INT:-1
               |vpiRightRange:
               \_constant: , line:36
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
       |vpiInstance:
       \_module: work@bsg_crossbar_control_o_by_i (crossbar_control), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:216, parent:work@bsg_mem_banked_crossbar
     |vpiModule:
     \_module: work@bsg_crossbar_control_o_by_i::bsg_transpose (transpose1), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:112, parent:crossbar_control
       |vpiDefName:work@bsg_crossbar_control_o_by_i::bsg_transpose
       |vpiName:transpose1
       |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.transpose1
       |vpiPort:
       \_port: (i), parent:transpose1
         |vpiName:i
         |vpiHighConn:
         \_ref_obj: (grants_oi_one_hot_o), line:115
           |vpiName:grants_oi_one_hot_o
           |vpiActual:
           \_logic_net: (grants_oi_one_hot_o), line:32, parent:crossbar_control
       |vpiPort:
       \_port: (o), parent:transpose1
         |vpiName:o
         |vpiHighConn:
         \_ref_obj: (grants_io_one_hot), line:116
           |vpiName:grants_io_one_hot
           |vpiActual:
           \_logic_net: (grants_io_one_hot), line:35, parent:crossbar_control
             |vpiName:grants_io_one_hot
             |vpiFullName:work@bsg_mem_banked_crossbar.crossbar_control.grants_io_one_hot
             |vpiNetType:36
             |vpiRange:
             \_range: , line:35
               |vpiLeftRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:18446744073709551614
                 |vpiSize:32
                 |INT:-1
               |vpiRightRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiRange:
             \_range: , line:35
               |vpiLeftRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:18446744073709551614
                 |vpiSize:32
                 |INT:-1
               |vpiRightRange:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
       |vpiInstance:
       \_module: work@bsg_crossbar_control_o_by_i (crossbar_control), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:216, parent:work@bsg_mem_banked_crossbar
     |vpiNet:
     \_logic_net: (clk_i), line:19, parent:crossbar_control
     |vpiNet:
     \_logic_net: (reset_i), line:20, parent:crossbar_control
     |vpiNet:
     \_logic_net: (reverse_pr_i), line:23, parent:crossbar_control
     |vpiNet:
     \_logic_net: (valid_i), line:25, parent:crossbar_control
     |vpiNet:
     \_logic_net: (sel_io_i), line:26, parent:crossbar_control
     |vpiNet:
     \_logic_net: (yumi_o), line:27, parent:crossbar_control
     |vpiNet:
     \_logic_net: (ready_i), line:30, parent:crossbar_control
     |vpiNet:
     \_logic_net: (valid_o), line:31, parent:crossbar_control
     |vpiNet:
     \_logic_net: (grants_oi_one_hot_o), line:32, parent:crossbar_control
     |vpiNet:
     \_logic_net: (sel_io_one_hot), line:35, parent:crossbar_control
     |vpiNet:
     \_logic_net: (grants_io_one_hot), line:35, parent:crossbar_control
     |vpiNet:
     \_logic_net: (sel_oi_one_hot), line:36, parent:crossbar_control
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
     |vpiParameter:
     \_parameter: (i_els_p), line:216
       |vpiName:i_els_p
       |INT:-1
     |vpiParameter:
     \_parameter: (lg_o_els_lp), line:17
       |vpiName:lg_o_els_lp
       |INT:0
     |vpiParameter:
     \_parameter: (o_els_p), line:217
       |vpiName:o_els_p
       |INT:-1
     |vpiParameter:
     \_parameter: (rr_lo_hi_p), line:218
       |vpiName:rr_lo_hi_p
       |STRING:&#34;inv&#34;
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i (port_bank_data_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:237, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i
     |vpiName:port_bank_data_crossbar
     |vpiFullName:work@bsg_mem_banked_crossbar.port_bank_data_crossbar
     |vpiPort:
     \_port: (i), parent:port_bank_data_crossbar
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (data_i), line:241
         |vpiName:data_i
         |vpiActual:
         \_logic_net: (data_i), line:157, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (sel_oi_one_hot_i), parent:port_bank_data_crossbar
       |vpiName:sel_oi_one_hot_i
       |vpiHighConn:
       \_ref_obj: (bank_port_grants_one_hot), line:242
         |vpiName:bank_port_grants_one_hot
         |vpiActual:
         \_logic_net: (bank_port_grants_one_hot), line:212, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (o), parent:port_bank_data_crossbar
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (bank_data), line:243
         |vpiName:bank_data
         |vpiActual:
         \_logic_net: (bank_data), line:235, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_data
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_data
           |vpiNetType:36
           |vpiRange:
           \_range: , line:235
             |vpiLeftRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:235
             |vpiLeftRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i (port_bank_addr_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:255, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i
     |vpiName:port_bank_addr_crossbar
     |vpiFullName:work@bsg_mem_banked_crossbar.port_bank_addr_crossbar
     |vpiPort:
     \_port: (i), parent:port_bank_addr_crossbar
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (bank_req_addr), line:259
         |vpiName:bank_req_addr
         |vpiActual:
         \_logic_net: (bank_req_addr), line:247, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_req_addr
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_req_addr
           |vpiNetType:36
           |vpiRange:
           \_range: , line:247
             |vpiLeftRange:
             \_constant: , line:247
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:247
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:247
             |vpiLeftRange:
             \_constant: , line:247
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:247
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (sel_oi_one_hot_i), parent:port_bank_addr_crossbar
       |vpiName:sel_oi_one_hot_i
       |vpiHighConn:
       \_ref_obj: (bank_port_grants_one_hot), line:260
         |vpiName:bank_port_grants_one_hot
         |vpiActual:
         \_logic_net: (bank_port_grants_one_hot), line:212, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (o), parent:port_bank_addr_crossbar
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (bank_addr), line:261
         |vpiName:bank_addr
         |vpiActual:
         \_logic_net: (bank_addr), line:253, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_addr
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_addr
           |vpiNetType:36
           |vpiRange:
           \_range: , line:253
             |vpiLeftRange:
             \_constant: , line:253
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:253
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:253
             |vpiLeftRange:
             \_constant: , line:253
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:253
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i (port_bank_w_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:267, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i
     |vpiName:port_bank_w_crossbar
     |vpiFullName:work@bsg_mem_banked_crossbar.port_bank_w_crossbar
     |vpiPort:
     \_port: (i), parent:port_bank_w_crossbar
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (w_i), line:271
         |vpiName:w_i
         |vpiActual:
         \_logic_net: (w_i), line:155, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (sel_oi_one_hot_i), parent:port_bank_w_crossbar
       |vpiName:sel_oi_one_hot_i
       |vpiHighConn:
       \_ref_obj: (bank_port_grants_one_hot), line:272
         |vpiName:bank_port_grants_one_hot
         |vpiActual:
         \_logic_net: (bank_port_grants_one_hot), line:212, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (o), parent:port_bank_w_crossbar
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (bank_w), line:273
         |vpiName:bank_w
         |vpiActual:
         \_logic_net: (bank_w), line:265, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_w
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_w
           |vpiNetType:36
           |vpiRange:
           \_range: , line:265
             |vpiLeftRange:
             \_constant: , line:265
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:265
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i (port_bank_mask_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:279, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i
     |vpiName:port_bank_mask_crossbar
     |vpiFullName:work@bsg_mem_banked_crossbar.port_bank_mask_crossbar
     |vpiPort:
     \_port: (i), parent:port_bank_mask_crossbar
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (mask_i), line:283
         |vpiName:mask_i
         |vpiActual:
         \_logic_net: (mask_i), line:158, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (sel_oi_one_hot_i), parent:port_bank_mask_crossbar
       |vpiName:sel_oi_one_hot_i
       |vpiHighConn:
       \_ref_obj: (bank_port_grants_one_hot), line:284
         |vpiName:bank_port_grants_one_hot
         |vpiActual:
         \_logic_net: (bank_port_grants_one_hot), line:212, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (o), parent:port_bank_mask_crossbar
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (bank_mask), line:285
         |vpiName:bank_mask
         |vpiActual:
         \_logic_net: (bank_mask), line:277, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_mask
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_mask
           |vpiNetType:36
           |vpiRange:
           \_range: , line:277
             |vpiLeftRange:
             \_constant: , line:277
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:277
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:277
             |vpiLeftRange:
             \_constant: , line:277
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:277
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_transpose (grants_transpose), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:332, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_transpose
     |vpiName:grants_transpose
     |vpiFullName:work@bsg_mem_banked_crossbar.grants_transpose
     |vpiPort:
     \_port: (i), parent:grants_transpose
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (bank_port_grants_one_hot_r), line:335
         |vpiName:bank_port_grants_one_hot_r
         |vpiActual:
         \_logic_net: (bank_port_grants_one_hot_r), line:213, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_port_grants_one_hot_r
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_grants_one_hot_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:212
             |vpiLeftRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:212
             |vpiLeftRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (o), parent:grants_transpose
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (port_bank_grants_one_hot), line:336
         |vpiName:port_bank_grants_one_hot
         |vpiActual:
         \_logic_net: (port_bank_grants_one_hot), line:330, parent:work@bsg_mem_banked_crossbar
           |vpiName:port_bank_grants_one_hot
           |vpiFullName:work@bsg_mem_banked_crossbar.port_bank_grants_one_hot
           |vpiNetType:36
           |vpiRange:
           \_range: , line:330
             |vpiLeftRange:
             \_constant: , line:330
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:330
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:330
             |vpiLeftRange:
             \_constant: , line:330
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:330
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i (bank_port_data_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:339, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i
     |vpiName:bank_port_data_crossbar
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_data_crossbar
     |vpiPort:
     \_port: (i), parent:bank_port_data_crossbar
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (bank_data_out), line:343
         |vpiName:bank_data_out
         |vpiActual:
         \_logic_net: (bank_data_out), line:235, parent:work@bsg_mem_banked_crossbar
           |vpiName:bank_data_out
           |vpiFullName:work@bsg_mem_banked_crossbar.bank_data_out
           |vpiNetType:36
           |vpiRange:
           \_range: , line:235
             |vpiLeftRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:235
             |vpiLeftRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:18446744073709551614
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:235
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (sel_oi_one_hot_i), parent:bank_port_data_crossbar
       |vpiName:sel_oi_one_hot_i
       |vpiHighConn:
       \_ref_obj: (port_bank_grants_one_hot), line:344
         |vpiName:port_bank_grants_one_hot
         |vpiActual:
         \_logic_net: (port_bank_grants_one_hot), line:330, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (o), parent:bank_port_data_crossbar
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (data_o), line:345
         |vpiName:data_o
         |vpiActual:
         \_logic_net: (data_o), line:162, parent:work@bsg_mem_banked_crossbar
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiModule:
   \_module: work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i (bank_port_v_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:348, parent:work@bsg_mem_banked_crossbar
     |vpiDefName:work@bsg_mem_banked_crossbar::bsg_crossbar_o_by_i
     |vpiName:bank_port_v_crossbar
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_port_v_crossbar
     |vpiPort:
     \_port: (i), parent:bank_port_v_crossbar
       |vpiName:i
       |vpiHighConn:
       \_operation: , line:352
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (bank_v_r), line:352
           |vpiName:bank_v_r
         |vpiOperand:
         \_operation: , line:352
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (bank_w_r), line:352
             |vpiName:bank_w_r
     |vpiPort:
     \_port: (sel_oi_one_hot_i), parent:bank_port_v_crossbar
       |vpiName:sel_oi_one_hot_i
       |vpiHighConn:
       \_ref_obj: (port_bank_grants_one_hot), line:353
         |vpiName:port_bank_grants_one_hot
         |vpiActual:
         \_logic_net: (port_bank_grants_one_hot), line:330, parent:work@bsg_mem_banked_crossbar
     |vpiPort:
     \_port: (o), parent:bank_port_v_crossbar
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (v_o), line:354
         |vpiName:v_o
         |vpiActual:
         \_logic_net: (v_o), line:161, parent:work@bsg_mem_banked_crossbar
     |vpiInstance:
     \_module: work@bsg_mem_banked_crossbar (work@bsg_mem_banked_crossbar), file:<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>, line:130
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk2), line:205, parent:work@bsg_mem_banked_crossbar
     |vpiName:genblk2
     |vpiFullName:work@bsg_mem_banked_crossbar.genblk2
     |vpiGenScope:
     \_gen_scope: , parent:genblk2
       |vpiFullName:work@bsg_mem_banked_crossbar.genblk2
       |vpiContAssign:
       \_cont_assign: , line:209
         |vpiRhs:
         \_constant: , line:209
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
         |vpiLhs:
         \_ref_obj: (bank_reqs), line:209
           |vpiName:bank_reqs
           |vpiFullName:work@bsg_mem_banked_crossbar.genblk2.bank_reqs
   |vpiNet:
   \_logic_net: (clk_i), line:149, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (reset_i), line:150, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (reverse_pr_i), line:152, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (v_i), line:154, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (w_i), line:155, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (addr_i), line:156, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (data_i), line:157, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (mask_i), line:158, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (yumi_o), line:160, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (v_o), line:161, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (data_o), line:162, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_reqs), line:178, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (addr_r), line:183, parent:work@bsg_mem_banked_crossbar
     |vpiName:addr_r
     |vpiFullName:work@bsg_mem_banked_crossbar.addr_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:183
       |vpiLeftRange:
       \_constant: , line:183
         |vpiConstType:7
         |vpiDecompile:18446744073709551614
         |vpiSize:32
         |INT:-1
       |vpiRightRange:
       \_constant: , line:183
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiRange:
     \_range: , line:183
       |vpiLeftRange:
       \_constant: , line:183
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
       |vpiRightRange:
       \_constant: , line:183
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (bank_port_grants_one_hot), line:212, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_port_grants_one_hot_r), line:213, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_v), line:214, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_v_r), line:214, parent:work@bsg_mem_banked_crossbar
     |vpiName:bank_v_r
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_v_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:214
       |vpiLeftRange:
       \_constant: , line:214
         |vpiConstType:7
         |vpiDecompile:18446744073709551614
         |vpiSize:32
         |INT:-1
       |vpiRightRange:
       \_constant: , line:214
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (bank_data), line:235, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_data_out), line:235, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_req_addr), line:247, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_addr), line:253, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_w), line:265, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (bank_w_r), line:265, parent:work@bsg_mem_banked_crossbar
     |vpiName:bank_w_r
     |vpiFullName:work@bsg_mem_banked_crossbar.bank_w_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:265
       |vpiLeftRange:
       \_constant: , line:265
         |vpiConstType:7
         |vpiDecompile:18446744073709551614
         |vpiSize:32
         |INT:-1
       |vpiRightRange:
       \_constant: , line:265
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (bank_mask), line:277, parent:work@bsg_mem_banked_crossbar
   |vpiNet:
   \_logic_net: (port_bank_grants_one_hot), line:330, parent:work@bsg_mem_banked_crossbar
   |vpiParameter:
   \_parameter: (addr_hash_width_lp), line:137
     |vpiName:addr_hash_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (addr_width_lp), line:140
     |vpiName:addr_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (bank_addr_width_lp), line:138
     |vpiName:bank_addr_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (bank_size_p), line:134
     |vpiName:bank_size_p
     |INT:-1
   |vpiParameter:
   \_parameter: (data_width_p), line:144
     |vpiName:data_width_p
     |INT:-1
   |vpiParameter:
   \_parameter: (debug_lp), line:165
     |vpiName:debug_lp
     |INT:0
   |vpiParameter:
   \_parameter: (debug_p), line:145
     |vpiName:debug_p
     |INT:0
   |vpiParameter:
   \_parameter: (debug_reads_lp), line:167
     |vpiName:debug_reads_lp
     |INT:0
   |vpiParameter:
   \_parameter: (debug_reads_p), line:146
     |vpiName:debug_reads_p
     |INT:0
   |vpiParameter:
   \_parameter: (mask_width_lp), line:147
     |vpiName:mask_width_lp
     |INT:-1
   |vpiParameter:
   \_parameter: (num_banks_p), line:132
     |vpiName:num_banks_p
     |INT:-1
   |vpiParameter:
   \_parameter: (num_ports_p), line:131
     |vpiName:num_ports_p
     |INT:-1
   |vpiParameter:
   \_parameter: (rr_lo_hi_p), line:136
     |vpiName:rr_lo_hi_p
     |STRING:&#34;inv&#34;
Object: \work_bsg_mem_banked_crossbar of type 3000
Object: \work_bsg_mem_banked_crossbar of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \reverse_pr_i of type 44
Object: \v_i of type 44
Object: \w_i of type 44
Object: \addr_i of type 44
Object: \data_i of type 44
Object: \mask_i of type 44
Object: \yumi_o of type 44
Object: \v_o of type 44
Object: \data_o of type 44
Object: \crossbar_control of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \reverse_pr_i of type 44
Object: \valid_i of type 44
Object: \sel_io_i of type 44
Object: \yumi_o of type 44
Object: \ready_i of type 44
Object: \valid_o of type 44
Object: \grants_oi_one_hot_o of type 44
Object: \transpose0 of type 32
Object: \i of type 44
Object: \o of type 44
Object: \transpose1 of type 32
Object: \i_els_p of type 41
Object: \lg_o_els_lp of type 41
Object: \o_els_p of type 41
Object: \rr_lo_hi_p of type 41
ERROR: Encountered unhandled parameter format: 8

</pre>
</body>