# SPDX-FileCopyrightText: 2021-2024 Niels Moseley <asicsforthemasses@gmail.com>
#
# SPDX-License-Identifier: GPL-3.0-only
#
# LunaPnR padring configuration file

# Place the corners
# CORNER <instance name> <location> <cell name> ;

CORNER c_ul NE ;
CORNER c_ur NW ;
CORNER c_ll SE ;
CORNER c_lr SW ;

# Define the north edge of the pad ring
# PAD <instance name> <location> [FLIP] <cell name> ;
#
# SPACE <microns> : use fixed space between preceding and succeeding cell.
#

# north side is occupied by an 8-bit bus control interface
PAD GPIO[0] N ;
PAD GPIO[1] N ;
PAD GPIO[2] N ;
PAD GPIO[3] N ;
PAD GPIO[4] N ;
PAD GPIO[5] N ;
PAD GPIO[6] N ;
PAD GPIO[7] N ;

# Define the south edge of the pad ring
# which has the clock, reset, SPI and UART

PAD CLK   S ;
PAD RESET S ;
PAD MISO  S ;
PAD MOSI  S ;
PAD SCK   S ;
PAD SPI_CS_N S ;
PAD UART_TX S ;
PAD UART_RX S ;

# Define the east edge of the pad ring
# Power and some PWM pins

PAD PWM_1 E ;
PAD PWM_2 E ;
PAD VDD_1 E ;
SPACE 0 ;               # force the space between VDD_1 and GND_1 to zero.
PAD GND_1 E ;
PAD PWM_3 E ;
PAD PWM_4 E ;

# Define the west edge of the pad ring
# DAC outputs and power.
PAD DAC_0 W ;
PAD DAC_1 W ;
PAD VDD_2 W ;
SPACE 0 ;               # force the space between VDD_2 and GND_2 to zero.
PAD GND_2 W ;
PAD DAC_2 W ;
PAD DAC_3 W ;
