`timescale 1ns / 1ps

module decompressor(
    input  [31:0] instr_in,      
    output reg [31:0] instr_out  
);

    wire [4:0] rd_ci   = instr_in[11:7];               
    wire [4:0] rs2_cr  = instr_in[6:2];                
    wire [4:0] r_prime_rd  = {2'b01, instr_in[9:7]};   
    wire [4:0] r_prime_rs2 = {2'b01, instr_in[4:2]};   
    
    wire [11:0] imm_ci = { {7{instr_in[12]}}, instr_in[6:2] };
    wire [11:0] imm_cb  = imm_ci; //mismo formato
    wire [19:0] nzimm_lui = { {14{instr_in[12]}}, instr_in[12], instr_in[6:2] };
    wire [4:0]  shamt   = instr_in[6:2];  //5 bits para RVC32

    always @(*) begin
        instr_out = 32'h00000013; // NOP por defecto

        if (instr_in[1:0] != 2'b11) begin
            case (instr_in[1:0])
                // --- cuadrante 01 ---
                2'b01: begin
                    case (instr_in[15:13])
                        3'b000: begin // c.addi
                            if (rd_ci != 5'd0) begin
                                instr_out = { imm_ci, rd_ci, 3'b000, rd_ci, 7'b0010011 };
                            end
                        end
                        
                        3'b011: begin // c.lui
                            if (rd_ci != 5'd0 && rd_ci != 5'd2) begin
                                // TRUCO: En lugar de emitir un LUI real que colapsaría el controller,
                                // emitimos un ADDI con rs1=x0 para evitar las XXXX.
                                instr_out = { nzimm_lui[11:0], 5'b00000, 3'b000, rd_ci, 7'b0010011 };
                            end
                        end
                        
                        3'b100: begin
                            case (instr_in[11:10])
                                2'b00: instr_out = { 7'b0000000, shamt, r_prime_rd, 3'b101, r_prime_rd, 7'b0010011 }; // c.srli
                                2'b01: instr_out = { 7'b0100000, shamt, r_prime_rd, 3'b101, r_prime_rd, 7'b0010011 }; // c.srai
                                2'b10: instr_out = { imm_cb, r_prime_rd, 3'b111, r_prime_rd, 7'b0010011 }; // c.andi
                                2'b11: begin
                                    if (instr_in[12] == 1'b0) begin
                                        case (instr_in[6:5])
                                            3'b00: instr_out = { 7'b0100000, r_prime_rs2, r_prime_rd, 3'b000, r_prime_rd, 7'b0110011 }; // c.sub
                                            3'b01: instr_out = { 7'b0000000, r_prime_rs2, r_prime_rd, 3'b100, r_prime_rd, 7'b0110011 }; // c.xor
                                            3'b10: instr_out = { 7'b0000000, r_prime_rs2, r_prime_rd, 3'b110, r_prime_rd, 7'b0110011 }; // c.or
                                            3'b11: instr_out = { 7'b0000000, r_prime_rs2, r_prime_rd, 3'b111, r_prime_rd, 7'b0110011 }; // c.and
                                        endcase
                                    end
                                end
                            endcase
                        end
                    endcase
                end

                // --- cuadrante 10 ---
                2'b10: begin
                    case (instr_in[15:13])
                        3'b000: begin // c.slli
                            if (rd_ci != 5'd0) begin
                                instr_out = { 7'b0000000, shamt, rd_ci, 3'b001, rd_ci, 7'b0010011 };
                            end
                        end
                        3'b100: begin // c.add y c.mv
                            if (rs2_cr != 5'd0) begin
                                if (instr_in[12] == 1'b0) begin
                                    // BUG CORREGIDO: c.mv rd, rs2 -> add rd, x0, rs2
                                    instr_out = { 7'b0000000, rs2_cr, 5'd0, 3'b000, rd_ci, 7'b0110011 };
                                end else begin
                                    // c.add rd, rs2 -> add rd, rd, rs2
                                    instr_out = { 7'b0000000, rs2_cr, rd_ci, 3'b000, rd_ci, 7'b0110011 };
                                end
                            end
                        end
                    endcase
                end
                
                default: instr_out = 32'h00000013;
            endcase
        end else begin
            instr_out = instr_in;
        end
    end
endmodule
