#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Dec 23 16:22:56 2024
# Process ID: 6152
# Current directory: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10952 C:\Users\gzr\Desktop\FPGA neural network\FPGA-CNN-LeNet\FPGA-CNN-LeNet.xpr
# Log file: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/vivado.log
# Journal file: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet\vivado.jou
# Running On: DESKTOP-JO9H9ID, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34142 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xlinx_Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx_Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1738.031 ; gain = 295.273
set_property top Sigmoid_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Sigmoid [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sigmoid_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'exponent' on this module [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v:46]
ERROR: [VRFC 10-2063] Module <floatMult> not found while processing module instance <FM1> [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:55]
ERROR: [VRFC 10-2063] Module <floatAdd> not found while processing module instance <FADD1> [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.895 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sigmoid_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'number' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'output_rec' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v:59]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sigmoid_x' is not permitted [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sigmoid_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.016 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'number' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'output_rec' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Sigmoid
Compiling module xil_defaultlib.Sigmoid_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sigmoid_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1788.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sigmoid_TB_behav -key {Behavioral:sim_1:Functional:Sigmoid_TB} -tclbatch {Sigmoid_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
source Sigmoid_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sigmoid_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1862.070 ; gain = 74.055
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
xxxx
$stop called at time : 2800 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v} w ]
add_files -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v}}
set_property top FloatReciprocal16_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top FloatReciprocal16 [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatB' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:58]
WARNING: [VRFC 10-3705] select index 22 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:53]
WARNING: [VRFC 10-3705] select index 31 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16(DATA_WIDTH=16)
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.957 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
xxxx
$stop called at time : 2800 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" Line 48
save_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}}
set_property xsim.view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg} {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_single_kernel_TB_behav.wcfg} {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg} {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg} {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg} {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg} {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatB' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:58]
WARNING: [VRFC 10-3705] select index 22 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:53]
WARNING: [VRFC 10-3705] select index 31 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16(DATA_WIDTH=16)
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.055 ; gain = 3.098
run all
f0f1
$stop called at time : 2800 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatB' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'floatA' [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:58]
WARNING: [VRFC 10-3705] select index 22 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:53]
WARNING: [VRFC 10-3705] select index 31 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16(DATA_WIDTH=16)
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1867.941 ; gain = 0.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 31 into 'number' is out of bounds [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.891 ; gain = 1.949
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.199 ; gain = 3.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.445 ; gain = 0.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FloatReciprocal16_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatReciprocal16_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatReciprocal16_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatReciprocal16_TB_behav xil_defaultlib.FloatReciprocal16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.FloatReciprocal16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatReciprocal16_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatReciprocal16_TB_behav -key {Behavioral:sim_1:Functional:FloatReciprocal16_TB} -tclbatch {FloatReciprocal16_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
source FloatReciprocal16_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatReciprocal16_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1873.891 ; gain = 0.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Sigmoid [current_fileset]
set_property top Sigmoid_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sigmoid_TB_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1873.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_TB_behav xil_defaultlib.Sigmoid_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Sigmoid
Compiling module xil_defaultlib.Sigmoid_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sigmoid_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sigmoid_TB_behav -key {Behavioral:sim_1:Functional:Sigmoid_TB} -tclbatch {Sigmoid_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
WARNING: Simulation object /FloatReciprocal16_TB/clk was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/reset was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/number was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/P2Ddash was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xi was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/mux was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out0 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out2 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xip1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/output_rec was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/ack was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/PERIOD was not found in the design.
source Sigmoid_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sigmoid_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1875.465 ; gain = 1.574
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
39d9
$stop called at time : 2800 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v} w ]
add_files {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj Sigmoid_TB_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v} w ]
add_files -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v}}
set_property top Sigmoid_layer_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Sigmoid_layer [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_layer_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_layer_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sigmoid_layer_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer_TB
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_layer_TB_behav xil_defaultlib.Sigmoid_layer_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_layer_TB_behav xil_defaultlib.Sigmoid_layer_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Sigmoid
Compiling module xil_defaultlib.Sigmoid_layer
Compiling module xil_defaultlib.Sigmoid_layer_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sigmoid_layer_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1884.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sigmoid_layer_TB_behav -key {Behavioral:sim_1:Functional:Sigmoid_layer_TB} -tclbatch {Sigmoid_layer_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
WARNING: Simulation object /FloatReciprocal16_TB/clk was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/reset was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/number was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/P2Ddash was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xi was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/mux was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out0 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out2 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xip1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/output_rec was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/ack was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/PERIOD was not found in the design.
source Sigmoid_layer_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sigmoid_layer_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1884.004 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
39d939d939d9
$stop called at time : 10100 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sigmoid_layer_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sigmoid_layer_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sigmoid_layer_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_layer_TB_behav xil_defaultlib.Sigmoid_layer_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sigmoid_layer_TB_behav xil_defaultlib.Sigmoid_layer_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Sigmoid
Compiling module xil_defaultlib.Sigmoid_layer
Compiling module xil_defaultlib.Sigmoid_layer_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sigmoid_layer_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sigmoid_layer_TB_behav -key {Behavioral:sim_1:Functional:Sigmoid_layer_TB} -tclbatch {Sigmoid_layer_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
WARNING: Simulation object /FloatReciprocal16_TB/clk was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/reset was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/number was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/P2Ddash was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xi was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/mux was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out0 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out2 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xip1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/output_rec was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/ack was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/PERIOD was not found in the design.
source Sigmoid_layer_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sigmoid_layer_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1895.617 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
39d939d939d9
$stop called at time : 10100 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v} w ]
add_files -fileset sim_1 {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v}}
set_property top Softmax_layer_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Softmax_layer [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Softmax_layer_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Softmax_layer_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Softmax_layer_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1904.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_layer_TB_behav xil_defaultlib.Softmax_layer_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_layer_TB_behav xil_defaultlib.Softmax_layer_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Softmax_layer
Compiling module xil_defaultlib.Softmax_layer_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Softmax_layer_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1904.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_layer_TB_behav -key {Behavioral:sim_1:Functional:Softmax_layer_TB} -tclbatch {Softmax_layer_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
WARNING: Simulation object /FloatReciprocal16_TB/clk was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/reset was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/number was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/P2Ddash was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xi was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/mux was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out0 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out2 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xip1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/output_rec was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/ack was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/PERIOD was not found in the design.
source Softmax_layer_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_layer_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1904.113 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
340034003400
$stop called at time : 10100 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Softmax_layer_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Softmax_layer_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Softmax_layer_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_layer_TB_behav xil_defaultlib.Softmax_layer_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_layer_TB_behav xil_defaultlib.Softmax_layer_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Softmax_layer
Compiling module xil_defaultlib.Softmax_layer_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Softmax_layer_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_layer_TB_behav -key {Behavioral:sim_1:Functional:Softmax_layer_TB} -tclbatch {Softmax_layer_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
WARNING: Simulation object /FloatReciprocal16_TB/clk was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/reset was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/number was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/P2Ddash was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xi was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/mux was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out0 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out2 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xip1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/output_rec was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/ack was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/PERIOD was not found in the design.
source Softmax_layer_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_layer_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1929.168 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
355635563556
$stop called at time : 10100 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Softmax_layer_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xlinx_Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Softmax_layer_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Softmax_layer_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatMult16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Window_partition.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/kernel_single_channel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_single_channel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_single_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatVectorAdd16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/AveragePooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Conv_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatExponent16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Softmax_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/FloatReciprocal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sources_1/new/Sigmoid_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Window_partition_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Window_partition_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatMult16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatMult16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Feature_map_selector_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Feature_map_selector_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Kernel_single_channel_calc_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kernel_single_channel_calc_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatVectorAdd16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatVectorAdd16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_single_kernel_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_single_kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/AveragePooling_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragePooling_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Conv_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Linear_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Linear_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatExponent16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatExponent16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/FloatReciprocal16_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatReciprocal16_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Sigmoid_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_layer_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_layer_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1930.734 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_layer_TB_behav xil_defaultlib.Softmax_layer_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_layer_TB_behav xil_defaultlib.Softmax_layer_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatMult16
Compiling module xil_defaultlib.FloatAdd16
Compiling module xil_defaultlib.FloatExponent16
Compiling module xil_defaultlib.FloatReciprocal16
Compiling module xil_defaultlib.Softmax_layer
Compiling module xil_defaultlib.Softmax_layer_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Softmax_layer_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Kernel_single_channel_calc_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_layer_TB_behav -key {Behavioral:sim_1:Functional:Softmax_layer_TB} -tclbatch {Softmax_layer_TB.tcl} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}} -view {{C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/AveragePooling_TB_behav.wcfg}
WARNING: Simulation object /AveragePooling_TB/clk was not found in the design.
WARNING: Simulation object /AveragePooling_TB/reset was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/result_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/add_element was not found in the design.
WARNING: Simulation object /AveragePooling_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /AveragePooling_TB/out_feature_map was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/map_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_width was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_height was not found in the design.
WARNING: Simulation object /AveragePooling_TB/result_channels was not found in the design.
WARNING: Simulation object /AveragePooling_TB/PERIOD was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/map_index was not found in the design.
WARNING: Simulation object /AveragePooling_TB/averagepooling_agent/counter was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Conv_layer_TB_behav.wcfg}
WARNING: Simulation object /Conv_layer_TB/clk was not found in the design.
WARNING: Simulation object /Conv_layer_TB/reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/in_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernels_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/local_reset was not found in the design.
WARNING: Simulation object /Conv_layer_TB/conv_layer_agent/out_feature_map was not found in the design.
WARNING: Simulation object /Conv_layer_TB/out_feature_maps_set was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/map_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_nums was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_channels was not found in the design.
WARNING: Simulation object /Conv_layer_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_width was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_height was not found in the design.
WARNING: Simulation object /Conv_layer_TB/result_single_channel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/kernel_size was not found in the design.
WARNING: Simulation object /Conv_layer_TB/PERIOD was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/Linear_TB_behav.wcfg}
WARNING: Simulation object /Linear_TB/clk was not found in the design.
WARNING: Simulation object /Linear_TB/reset was not found in the design.
WARNING: Simulation object /Linear_TB/weights was not found in the design.
WARNING: Simulation object /Linear_TB/in_features was not found in the design.
WARNING: Simulation object /Linear_TB/out_features was not found in the design.
WARNING: Simulation object /Linear_TB/in_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/out_features_dim was not found in the design.
WARNING: Simulation object /Linear_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /Linear_TB/PERIOD was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/in_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weight_index was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/weights_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/mul_element was not found in the design.
WARNING: Simulation object /Linear_TB/linear_agent/out_features_element was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatExponent16_TB_behav.wcfg}
WARNING: Simulation object /FloatExponent16_TB/clk was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/reset was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/exponent_x was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/PERIOD was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/counter was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factors_set was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_factor was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/mul_element_tmp was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/add_element was not found in the design.
WARNING: Simulation object /FloatExponent16_TB/floatexponent16_calc/exponent_x_tmp was not found in the design.
open_wave_config {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FloatReciprocal16_TB_behav.wcfg}
WARNING: Simulation object /FloatReciprocal16_TB/clk was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/reset was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/number was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/P2Ddash was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xi was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/mux was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out0 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/out2 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/floatreciprocal16_calc/Xip1 was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/output_rec was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/ack was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/DATA_WIDTH was not found in the design.
WARNING: Simulation object /FloatReciprocal16_TB/PERIOD was not found in the design.
source Softmax_layer_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_layer_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1930.734 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
355635563556
$stop called at time : 10100 ns : File "C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.srcs/sim_1/new/Softmax_layer_TB.v" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 19:39:55 2024...
