<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Overview &#8212; Zuspec Backend HDLSim  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=5ecbeea2" />
    <link rel="stylesheet" type="text/css" href="_static/basic.css?v=b08954a9" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=27fed22d" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Architecture" href="architecture.html" />
    <link rel="prev" title="Zuspec Backend HDLSim" href="index.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="overview">
<h1>Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h1>
<section id="what-is-zuspec-backend-hdlsim">
<h2>What is Zuspec Backend HDLSim?<a class="headerlink" href="#what-is-zuspec-backend-hdlsim" title="Link to this heading">¶</a></h2>
<p>Zuspec Backend HDLSim is a backend for the Zuspec verification framework that enables
co-simulation between Python-based Zuspec testbenches and HDL (Hardware Description Language)
designs in SystemVerilog/Verilog simulators.</p>
</section>
<section id="key-capabilities">
<h2>Key Capabilities<a class="headerlink" href="#key-capabilities" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p><strong>HDL Co-Simulation</strong>: Run Zuspec tests that drive and monitor actual HDL designs in
simulators like Verilator, VCS, or ModelSim</p></li>
<li><p><strong>Transactor Generation</strong>: Automatically generate SystemVerilog transactor modules
from Zuspec component definitions</p></li>
<li><p><strong>Python/SV Bridge</strong>: Seamless communication between Python test code and SystemVerilog
through <a class="reference external" href="https://fvutils.github.io/pyhdl-if">PyHDL-IF</a></p></li>
<li><p><strong>DV Flow Integration</strong>: Integrate with <a class="reference external" href="https://dv-flow.github.io">DV Flow Manager (DFM)</a>
for automated build and run workflows</p></li>
</ul>
</section>
<section id="when-to-use-hdlsim-backend">
<h2>When to Use HDLSim Backend<a class="headerlink" href="#when-to-use-hdlsim-backend" title="Link to this heading">¶</a></h2>
<p>Use the HDLSim backend when you need to:</p>
<ul class="simple">
<li><p>Verify RTL designs with Zuspec-based testbenches</p></li>
<li><p>Reuse existing SystemVerilog IP in Zuspec environments</p></li>
<li><p>Execute performance-critical verification paths in hardware simulation</p></li>
<li><p>Bridge between abstract Zuspec models and RTL implementations</p></li>
</ul>
</section>
<section id="architecture-approach">
<h2>Architecture Approach<a class="headerlink" href="#architecture-approach" title="Link to this heading">¶</a></h2>
<p>The HDLSim backend partitions your testbench into two domains:</p>
<dl class="simple">
<dt><strong>SystemVerilog Domain</strong> (runs in simulator):</dt><dd><ul class="simple">
<li><p>Extern components (existing HDL modules)</p></li>
<li><p>XtorComponent transactors (generated from Zuspec)</p></li>
<li><p>Signal-level connectivity</p></li>
</ul>
</dd>
<dt><strong>Python Domain</strong> (runs in pytest via <a class="reference external" href="https://fvutils.github.io/pyhdl-if">PyHDL-IF</a>):</dt><dd><ul class="simple">
<li><p>Top-level test orchestration</p></li>
<li><p>Test scenarios and sequences</p></li>
<li><p>Pure Python components</p></li>
<li><p>High-level transactions</p></li>
</ul>
</dd>
</dl>
<p>These domains communicate through <a class="reference external" href="https://fvutils.github.io/pyhdl-if">PyHDL-IF</a>’s Python/SV bridge, with the HDLSim backend
handling the code generation and integration automatically.</p>
</section>
<section id="comparison-with-other-zuspec-backends">
<h2>Comparison with Other Zuspec Backends<a class="headerlink" href="#comparison-with-other-zuspec-backends" title="Link to this heading">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Backend</p></th>
<th class="head"><p>Execution</p></th>
<th class="head"><p>Use Case</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>hdlsim</p></td>
<td><p>HDL Simulator</p></td>
<td><p>RTL verification</p></td>
</tr>
<tr class="row-odd"><td><p>dataclasses</p></td>
<td><p>Pure Python</p></td>
<td><p>Model development</p></td>
</tr>
<tr class="row-even"><td><p>sv</p></td>
<td><p>Pure SystemVerilog</p></td>
<td><p>Embedded testbenches</p></td>
</tr>
</tbody>
</table>
</section>
<section id="next-steps">
<h2>Next Steps<a class="headerlink" href="#next-steps" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="architecture.html"><span class="doc">Architecture</span></a> - Understand the technical architecture</p></li>
<li><p><a class="reference internal" href="quickstart.html"><span class="doc">Quick Start</span></a> - Get started with your first HDL testbench</p></li>
<li><p><a class="reference internal" href="components.html"><span class="doc">Components</span></a> - Learn about component types and profiles</p></li>
</ul>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">Zuspec Backend HDLSim</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Overview</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#what-is-zuspec-backend-hdlsim">What is Zuspec Backend HDLSim?</a></li>
<li class="toctree-l2"><a class="reference internal" href="#key-capabilities">Key Capabilities</a></li>
<li class="toctree-l2"><a class="reference internal" href="#when-to-use-hdlsim-backend">When to Use HDLSim Backend</a></li>
<li class="toctree-l2"><a class="reference internal" href="#architecture-approach">Architecture Approach</a></li>
<li class="toctree-l2"><a class="reference internal" href="#comparison-with-other-zuspec-backends">Comparison with Other Zuspec Backends</a></li>
<li class="toctree-l2"><a class="reference internal" href="#next-steps">Next Steps</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="architecture.html">Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="quickstart.html">Quick Start</a></li>
<li class="toctree-l1"><a class="reference internal" href="components.html">Components</a></li>
<li class="toctree-l1"><a class="reference internal" href="dfm_integration.html">DV Flow Manager Integration</a></li>
<li class="toctree-l1"><a class="reference internal" href="api_reference.html">API Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples.html">Examples</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="index.html" title="previous chapter">Zuspec Backend HDLSim</a></li>
      <li>Next: <a href="architecture.html" title="next chapter">Architecture</a></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2025-2026, Matthew Ballance.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.3</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="_sources/overview.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>