#define CSR_BASE 0x0L
#define CSR_TXPIPELINE_BASE (CSR_BASE + 0x0L)
#define CSR_TXPIPELINE_GAMMA_EN_UPDATE_ADDR (CSR_BASE + 0x0L)
#define CSR_TXPIPELINE_GAMMA_EN_BYPASS_ADDR (CSR_BASE + 0x4L)
#define CSR_TXPIPELINE_UNBAYER_R_GAIN_ADDR (CSR_BASE + 0x8L)
#define CSR_TXPIPELINE_UNBAYER_G_GAIN_ADDR (CSR_BASE + 0xcL)
#define CSR_TXPIPELINE_UNBAYER_B_GAIN_ADDR (CSR_BASE + 0x10L)
#define CSR_TXPIPELINE_RSTN_ADDR (CSR_BASE + 0x14L)
#define CSR_TXPIPELINE_START_ADDR (CSR_BASE + 0x18L)
#define CSR_TXPIPELINE_WIDTH_ADDR (CSR_BASE + 0x1cL)
#define CSR_TXPIPELINE_HEIGHT_ADDR (CSR_BASE + 0x20L)
#define CSR_TXPIPELINE_DOWNSCALE_OFFSET_X_ADDR (CSR_BASE + 0x24L)
#define CSR_TXPIPELINE_DOWNSCALE_RATIO_ADDR (CSR_BASE + 0x28L)
#define CSR_TXPIPELINE_DOWNSCALE_IMAGE_IN_X_MAX_ADDR (CSR_BASE + 0x2cL)
#define CSR_TXPIPELINE_DOWNSCALE_IMAGE_IN_Y_MAX_ADDR (CSR_BASE + 0x30L)
#define CSR_TXPIPELINE_FIFO_OUT_LEVEL_ADDR (CSR_BASE + 0x34L)
#define CSR_TXPIPELINE_REG_VDMA_RSTN_ADDR (CSR_BASE + 0x38L)
#define CSR_TXPIPELINE_REG_START_VDMA_MM2S_ADDR (CSR_BASE + 0x3cL)
#define CSR_TXPIPELINE_REG_START_VDMA_S2MM_ADDR (CSR_BASE + 0x40L)
#define CSR_TXPIPELINE_REG_VDMA_IMAGE_W_ADDR (CSR_BASE + 0x44L)
#define CSR_TXPIPELINE_REG_VDMA_IMAGE_H_ADDR (CSR_BASE + 0x48L)
#define CSR_TXPIPELINE_REG_ADDR_BUFFER0_ADDR (CSR_BASE + 0x4cL)
#define CSR_TXPIPELINE_REG_ADDR_BUFFER1_ADDR (CSR_BASE + 0x50L)
#define CSR_TXPIPELINE_REG_ADDR_BUFFER2_ADDR (CSR_BASE + 0x54L)
#define CSR_VTG_BASE (CSR_BASE + 0x800L)
#define CSR_VTG_ENABLE_ADDR (CSR_BASE + 0x800L)
#define CSR_VTG_HRES_ADDR (CSR_BASE + 0x804L)
#define CSR_VTG_HSYNC_START_ADDR (CSR_BASE + 0x808L)
#define CSR_VTG_HSYNC_END_ADDR (CSR_BASE + 0x80cL)
#define CSR_VTG_HSCAN_ADDR (CSR_BASE + 0x810L)
#define CSR_VTG_VRES_ADDR (CSR_BASE + 0x814L)
#define CSR_VTG_VSYNC_START_ADDR (CSR_BASE + 0x818L)
#define CSR_VTG_VSYNC_END_ADDR (CSR_BASE + 0x81cL)
#define CSR_VTG_VSCAN_ADDR (CSR_BASE + 0x820L)
