INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/xor_xim/new/xor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tb
