Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 01:36:49 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperBook_timing_summary_routed.rpt -pb WrapperBook_timing_summary_routed.pb -rpx WrapperBook_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperBook
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               12          
TIMING-23  Warning           Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2267)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6158)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (49)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2267)
---------------------------
 There are 2168 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: combook/clock_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: datarec/clock_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga2/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6158)
---------------------------------------------------
 There are 6158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (49)
----------------------
 There are 49 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.553    -1528.667                    142                  147        0.239        0.000                      0                  147        4.500        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.553    -1528.667                    142                  147        0.239        0.000                      0                  147        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -11.553ns,  Total Violation    -1528.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.553ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.726ns  (logic 13.986ns (67.480%)  route 6.740ns (32.520%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    24.006 r  vga2/address__1/P[5]
                         net (fo=8, routed)           2.084    26.090    vga2/Sprites/P[5]
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.536    14.958    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.537    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                -11.553    

Slack (VIOLATED) :        -11.392ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.688ns  (logic 14.110ns (68.203%)  route 6.578ns (31.797%))
  Logic Levels:           9  (DSP48E1=4 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    24.006 r  vga2/address__1/P[16]
                         net (fo=9, routed)           0.869    24.875    vga2/Sprites/P[16]
    SLICE_X61Y89         LUT2 (Prop_lut2_I0_O)        0.124    24.999 r  vga2/Sprites/MemoryArray_reg_2_i_1__0/O
                         net (fo=2, routed)           1.053    26.052    vga2/Sprites/MemoryArray_reg_2_i_1__0_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.536    14.958    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.660    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -26.052    
  -------------------------------------------------------------------
                         slack                                -11.392    

Slack (VIOLATED) :        -11.392ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.565ns  (logic 13.986ns (68.008%)  route 6.579ns (31.992%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.006 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.924    25.929    vga2/Sprites/P[6]
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.536    14.958    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.537    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -25.929    
  -------------------------------------------------------------------
                         slack                                -11.392    

Slack (VIOLATED) :        -11.386ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.683ns  (logic 14.110ns (68.220%)  route 6.573ns (31.780%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    24.006 r  vga2/address__1/P[16]
                         net (fo=9, routed)           1.481    25.487    vga2/Sprites/P[16]
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124    25.611 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.437    26.047    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.537    14.959    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.661    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -26.047    
  -------------------------------------------------------------------
                         slack                                -11.386    

Slack (VIOLATED) :        -11.349ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.522ns  (logic 13.986ns (68.153%)  route 6.536ns (31.847%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.006 r  vga2/address__1/P[1]
                         net (fo=8, routed)           1.880    25.886    vga2/Sprites/P[1]
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.536    14.958    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.537    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -25.886    
  -------------------------------------------------------------------
                         slack                                -11.349    

Slack (VIOLATED) :        -11.278ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.451ns  (logic 13.986ns (68.388%)  route 6.465ns (31.612%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    24.006 r  vga2/address__1/P[9]
                         net (fo=8, routed)           1.809    25.815    vga2/Sprites/P[9]
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.536    14.958    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.537    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -25.815    
  -------------------------------------------------------------------
                         slack                                -11.278    

Slack (VIOLATED) :        -11.266ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.440ns  (logic 13.986ns (68.426%)  route 6.454ns (31.574%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.006 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.798    25.804    vga2/Sprites/P[6]
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.537    14.959    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.538    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -25.804    
  -------------------------------------------------------------------
                         slack                                -11.266    

Slack (VIOLATED) :        -11.251ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 13.986ns (68.480%)  route 6.438ns (31.520%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    24.006 r  vga2/address__1/P[14]
                         net (fo=8, routed)           1.782    25.788    vga2/Sprites/P[14]
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.536    14.958    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.537    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -25.788    
  -------------------------------------------------------------------
                         slack                                -11.251    

Slack (VIOLATED) :        -11.223ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.485ns  (logic 14.110ns (68.880%)  route 6.375ns (31.120%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.898     5.500    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.372 r  vga2/ImageData/MemoryArray_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.437    vga2/ImageData/MemoryArray_reg_0_2_n_0
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.862 f  vga2/ImageData/MemoryArray_reg_1_2/DOADO[0]
                         net (fo=17, routed)          1.346    10.208    vga2/ImageData/dataOut[2]
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.124    10.332 r  vga2/ImageData/address1_i_9/O
                         net (fo=2, routed)           0.334    10.667    vga2/ImageData/address1_i_9_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.791 f  vga2/ImageData/address1_i_23/O
                         net (fo=1, routed)           0.820    11.611    vga2/ImageData/address1_i_23_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.735 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.702    12.437    vga2/final_ascii[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[17])
                                                      5.070    17.507 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.694    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.710 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.712    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.425 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.427    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    23.945 f  vga2/address__1/P[16]
                         net (fo=9, routed)           1.310    25.255    vga2/Sprites/P[16]
    SLICE_X65Y84         LUT4 (Prop_lut4_I1_O)        0.124    25.379 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.606    25.985    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631    15.053    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism              0.187    15.240    
                         clock uncertainty           -0.035    15.205    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.762    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -25.985    
  -------------------------------------------------------------------
                         slack                                -11.223    

Slack (VIOLATED) :        -11.218ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.392ns  (logic 13.986ns (68.586%)  route 6.406ns (31.414%))
  Logic Levels:           8  (DSP48E1=4 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.762     5.364    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.236 r  vga2/ImageData/MemoryArray_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.301    vga2/ImageData/MemoryArray_reg_0_4_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.726 f  vga2/ImageData/MemoryArray_reg_1_4/DOADO[0]
                         net (fo=10, routed)          1.651    10.378    vga2/ImageData/dataOut[4]
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  vga2/ImageData/address1_i_22/O
                         net (fo=1, routed)           0.665    11.167    vga2/Display/address1_2
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  vga2/Display/address1_i_14/O
                         net (fo=1, routed)           0.382    11.673    vga2/Display/address1_i_14_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  vga2/Display/address1_i_4/O
                         net (fo=1, routed)           0.701    12.498    vga2/final_ascii[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[2]_P[17])
                                                      5.070    17.568 r  vga2/address1/P[17]
                         net (fo=1, routed)           1.187    18.755    vga2/address1_n_88
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      2.016    20.771 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    20.773    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.486 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.488    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    24.006 r  vga2/address__1/P[5]
                         net (fo=8, routed)           1.750    25.756    vga2/Sprites/P[5]
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.537    14.959    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.538    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -25.756    
  -------------------------------------------------------------------
                         slack                                -11.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     1.475    vga2/clk_IBUF_BUFG
    SLICE_X70Y73         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.802    vga2/pixCounter_reg_n_0_[0]
    SLICE_X70Y73         LUT2 (Prop_lut2_I0_O)        0.043     1.845 r  vga2/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga2/pixCounter[1]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  vga2/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.825     1.990    vga2/clk_IBUF_BUFG
    SLICE_X70Y73         FDRE                                         r  vga2/pixCounter_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X70Y73         FDRE (Hold_fdre_C_D)         0.131     1.606    vga2/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     1.475    vga2/clk_IBUF_BUFG
    SLICE_X70Y73         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.802    vga2/pixCounter_reg_n_0_[0]
    SLICE_X70Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  vga2/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga2/pixCounter[0]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  vga2/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.825     1.990    vga2/clk_IBUF_BUFG
    SLICE_X70Y73         FDRE                                         r  vga2/pixCounter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X70Y73         FDRE (Hold_fdre_C_D)         0.120     1.595    vga2/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clock_reg/Q
                         net (fo=5, routed)           0.190     1.838    clock
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.883    clock_i_1__1_n_0
    SLICE_X50Y93         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.120     1.604    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.221     1.869    counter_reg_n_0_[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.044     1.913 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    counter[1]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.131     1.615    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.221     1.869    counter_reg_n_0_[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.914 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    counter[0]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.121     1.605    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.209ns (21.220%)  route 0.776ns (78.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.481    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.528     2.174    vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X61Y102        LUT4 (Prop_lut4_I3_O)        0.045     2.219 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.248     2.466    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.040    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.891    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.209ns (26.080%)  route 0.592ns (73.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.481    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.264     1.910    vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X61Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.955 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.328     2.283    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y18         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.881     2.046    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.663    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.471%)  route 0.612ns (74.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.481    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.461     2.106    vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_sig_1
    SLICE_X63Y83         LUT4 (Prop_lut4_I3_O)        0.045     2.151 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.151     2.302    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.039    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.656    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.209ns (21.140%)  route 0.780ns (78.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.481    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.164     1.645 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.466     2.111    vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.156 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.314     2.470    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.902     2.067    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism             -0.479     1.588    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.684    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             3.553ns  (arrival time - required time)
  Source:                 vga2/ImageData/MemoryArray_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_mux_sel/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 2.016ns (55.728%)  route 1.602ns (44.272%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.520    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.105 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=8, routed)           0.878     2.982    vga2/colorAddr[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[6]_P[3])
                                                      0.587     3.569 r  vga2/address1/P[3]
                         net (fo=1, routed)           0.518     4.087    vga2/address1_n_102
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_C[3]_PCOUT[47])
                                                      0.331     4.418 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002     4.420    vga2/address_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     4.687 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.689    vga2/address__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      0.246     4.935 r  vga2/address__1/P[17]
                         net (fo=9, routed)           0.202     5.137    vga2/Sprites/P[17]
    SLICE_X57Y84         FDRE                                         r  vga2/Sprites/MemoryArray_reg_mux_sel/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.829     1.994    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  vga2/Sprites/MemoryArray_reg_mux_sel/C
                         clock pessimism             -0.479     1.514    
    SLICE_X57Y84         FDRE (Hold_fdre_C_D)         0.070     1.584    vga2/Sprites/MemoryArray_reg_mux_sel
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           5.137    
  -------------------------------------------------------------------
                         slack                                  3.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  vga2/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y12  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  vga2/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  vga2/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   vga2/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y73  vga2/pixCounter_reg[1]/C



