#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  2 10:18:22 2022
# Process ID: 24284
# Current directory: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1
# Command line: vivado.exe -log zybo_7_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zybo_7_wrapper.tcl -notrace
# Log file: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper.vdi
# Journal file: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zybo_7_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/ip_repo/macc_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/ip_repo/macc_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/ip_repo/macc_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.cache/ip 
Command: link_design -top zybo_7_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_axi_timer_0_0/zybo_7_axi_timer_0_0.dcp' for cell 'zybo_7_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_macc_ip_0_0/zybo_7_macc_ip_0_0.dcp' for cell 'zybo_7_i/macc_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_processing_system7_0_0/zybo_7_processing_system7_0_0.dcp' for cell 'zybo_7_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_rst_ps7_0_50M_0/zybo_7_rst_ps7_0_50M_0.dcp' for cell 'zybo_7_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_xbar_0/zybo_7_xbar_0.dcp' for cell 'zybo_7_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_auto_pc_0/zybo_7_auto_pc_0.dcp' for cell 'zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_processing_system7_0_0/zybo_7_processing_system7_0_0.xdc] for cell 'zybo_7_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_processing_system7_0_0/zybo_7_processing_system7_0_0.xdc] for cell 'zybo_7_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_rst_ps7_0_50M_0/zybo_7_rst_ps7_0_50M_0_board.xdc] for cell 'zybo_7_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_rst_ps7_0_50M_0/zybo_7_rst_ps7_0_50M_0_board.xdc] for cell 'zybo_7_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_rst_ps7_0_50M_0/zybo_7_rst_ps7_0_50M_0.xdc] for cell 'zybo_7_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_rst_ps7_0_50M_0/zybo_7_rst_ps7_0_50M_0.xdc] for cell 'zybo_7_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_axi_timer_0_0/zybo_7_axi_timer_0_0.xdc] for cell 'zybo_7_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.srcs/sources_1/bd/zybo_7/ip/zybo_7_axi_timer_0_0/zybo_7_axi_timer_0_0.xdc] for cell 'zybo_7_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 837.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.039 ; gain = 395.172
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.137 ; gain = 19.098

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2344edb38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1387.246 ; gain = 531.109

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22da9903f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 40 cells and removed 86 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2250388f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b9f187f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 262 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b9f187f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b9f187f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b9f187f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              40  |              86  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             262  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1537.207 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 144ddc258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1537.207 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 144ddc258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1537.207 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 144ddc258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.207 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1537.207 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 144ddc258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1537.207 ; gain = 700.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1537.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_7_wrapper_drc_opted.rpt -pb zybo_7_wrapper_drc_opted.pb -rpx zybo_7_wrapper_drc_opted.rpx
Command: report_drc -file zybo_7_wrapper_drc_opted.rpt -pb zybo_7_wrapper_drc_opted.pb -rpx zybo_7_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c4f8de1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1537.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ff83a2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c86c35c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c86c35c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.207 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17c86c35c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f71368f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.207 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 265fe7920

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.207 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1ab4ff057

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.207 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ab4ff057

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18982eb69

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a643981c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1327e20f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16489ee73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d13b7501

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cdfacb68

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fd43997f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26d10c046

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22bf64b4a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1537.207 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22bf64b4a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1537.207 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18377379c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18377379c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1543.859 ; gain = 6.652
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.168. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1605cbb04

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652
Phase 4.1 Post Commit Optimization | Checksum: 1605cbb04

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1605cbb04

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1605cbb04

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1543.859 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 18251ccf8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18251ccf8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652
Ending Placer Task | Checksum: 8e792762

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.859 ; gain = 6.652
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1543.859 ; gain = 6.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1543.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1544.852 ; gain = 0.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zybo_7_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1544.852 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zybo_7_wrapper_utilization_placed.rpt -pb zybo_7_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zybo_7_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1544.852 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 20dc9afd ConstDB: 0 ShapeSum: 6d9c8c65 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f19397d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1584.234 ; gain = 24.824
Post Restoration Checksum: NetGraph: ddc551d NumContArr: e3b742ba Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f19397d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1612.477 ; gain = 53.066

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f19397d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1619.094 ; gain = 59.684

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f19397d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1619.094 ; gain = 59.684
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 185d9a2a0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1626.828 ; gain = 67.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.375 | TNS=-355.156| WHS=-0.148 | THS=-19.910|

Phase 2 Router Initialization | Checksum: 143224afc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1630.453 ; gain = 71.043

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00520833 %
  Global Horizontal Routing Utilization  = 0.00850184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2333
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2328
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b149ef09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1630.543 ; gain = 71.133
INFO: [Route 35-580] Design has 56 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                        zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                        zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.265 | TNS=-647.961| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f42f4b1d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1631.605 ; gain = 72.195

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.565 | TNS=-641.260| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17a2c7919

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1631.605 ; gain = 72.195

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.703 | TNS=-647.725| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 195f28cb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1631.605 ; gain = 72.195
Phase 4 Rip-up And Reroute | Checksum: 195f28cb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1631.605 ; gain = 72.195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14af79562

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1631.605 ; gain = 72.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.416 | TNS=-592.967| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1366f0cd0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1366f0cd0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145
Phase 5 Delay and Skew Optimization | Checksum: 1366f0cd0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10b370e9a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.416 | TNS=-487.701| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11169d57f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145
Phase 6 Post Hold Fix | Checksum: 11169d57f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.2272 %
  Global Horizontal Routing Utilization  = 1.44623 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1337b886d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1337b886d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 167ebdeb9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.416 | TNS=-487.701| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 167ebdeb9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.555 ; gain = 77.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1636.555 ; gain = 91.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1636.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.879 . Memory (MB): peak = 1643.980 ; gain = 7.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_7_wrapper_drc_routed.rpt -pb zybo_7_wrapper_drc_routed.pb -rpx zybo_7_wrapper_drc_routed.rpx
Command: report_drc -file zybo_7_wrapper_drc_routed.rpt -pb zybo_7_wrapper_drc_routed.pb -rpx zybo_7_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zybo_7_wrapper_methodology_drc_routed.rpt -pb zybo_7_wrapper_methodology_drc_routed.pb -rpx zybo_7_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zybo_7_wrapper_methodology_drc_routed.rpt -pb zybo_7_wrapper_methodology_drc_routed.pb -rpx zybo_7_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/zybo_7_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zybo_7_wrapper_power_routed.rpt -pb zybo_7_wrapper_power_summary_routed.pb -rpx zybo_7_wrapper_power_routed.rpx
Command: report_power -file zybo_7_wrapper_power_routed.rpt -pb zybo_7_wrapper_power_summary_routed.pb -rpx zybo_7_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zybo_7_wrapper_route_status.rpt -pb zybo_7_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zybo_7_wrapper_timing_summary_routed.rpt -pb zybo_7_wrapper_timing_summary_routed.pb -rpx zybo_7_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zybo_7_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zybo_7_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zybo_7_wrapper_bus_skew_routed.rpt -pb zybo_7_wrapper_bus_skew_routed.pb -rpx zybo_7_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force zybo_7_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_1 is a gated clock net sourced by a combinational pin zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2/O, cell zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_7_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/003_TP2/Zybo-soc-dossier6/seance_4/seance_4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun  2 10:21:44 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2065.586 ; gain = 396.637
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 10:21:46 2022...
