<stg><name>udivrem_knuth</name>


<trans_list>

<trans id="320" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="17" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="22" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="carry1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="26" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="29" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:2 %dlen_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %dlen

]]></Node>
<StgValue><ssdm name="dlen_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:3 %d_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %d_3_read

]]></Node>
<StgValue><ssdm name="d_3_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:4 %d_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %d_2_read

]]></Node>
<StgValue><ssdm name="d_2_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:14 %empty = trunc i3 %dlen_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:16 %icmp_ln616 = icmp_eq  i2 %empty, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:21 %divisor_4 = select i1 %icmp_ln616, i64 %d_2_read_1, i64 %d_3_read_1

]]></Node>
<StgValue><ssdm name="divisor_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:22 %d0 = trunc i64 %divisor_4

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:23 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %divisor_4, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:24 %zext_ln609 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln609"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:25 %intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609

]]></Node>
<StgValue><ssdm name="intx_internal_reciprocal_table_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:26 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:28 %trunc_ln7 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %divisor_4, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:55 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %divisor_4, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:26 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge_ifconv:27 %zext_ln609_2 = zext i11 %v0

]]></Node>
<StgValue><ssdm name="zext_ln609_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge_ifconv:34 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge_ifconv:34 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge_ifconv:34 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge_ifconv:29 %zext_ln611 = zext i40 %trunc_ln7

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge_ifconv:30 %d40 = add i41 %zext_ln611, i41 1

]]></Node>
<StgValue><ssdm name="d40"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="41">
<![CDATA[
._crit_edge_ifconv:32 %zext_ln611_4 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:33 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge_ifconv:34 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="62" op_0_bw="22">
<![CDATA[
._crit_edge_ifconv:35 %zext_ln612 = zext i22 %mul_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:36 %mul_ln612_2 = mul i62 %zext_ln611_4, i62 %zext_ln612

]]></Node>
<StgValue><ssdm name="mul_ln612_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:37 %tmp_6 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_2, i32 40, i32 61

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge_ifconv:38 %zext_ln612_4 = zext i22 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln612_4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge_ifconv:39 %add_ln612 = add i22 %shl_ln, i22 4194303

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge_ifconv:40 %zext_ln612_5 = zext i22 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_5"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:41 %v1 = sub i23 %zext_ln612_5, i23 %zext_ln612_4

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="41">
<![CDATA[
._crit_edge_ifconv:31 %zext_ln611_3 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:42 %sext_ln612 = sext i23 %v1

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:43 %zext_ln612_6 = zext i32 %sext_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_6"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:47 %mul_ln614 = mul i64 %zext_ln611_3, i64 %zext_ln612_6

]]></Node>
<StgValue><ssdm name="mul_ln614"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:48 %sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:49 %mul_ln614_2 = mul i64 %sub_ln614, i64 %zext_ln612_6

]]></Node>
<StgValue><ssdm name="mul_ln614_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:50 %trunc_ln8 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_2, i32 47, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="36" op_1_bw="23" op_2_bw="13">
<![CDATA[
._crit_edge_ifconv:44 %tmp_7 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="45" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:45 %sext_ln614 = sext i36 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge_ifconv:46 %zext_ln614 = zext i45 %sext_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="46" op_0_bw="17">
<![CDATA[
._crit_edge_ifconv:51 %zext_ln614_3 = zext i17 %trunc_ln8

]]></Node>
<StgValue><ssdm name="zext_ln614_3"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge_ifconv:52 %v2 = add i46 %zext_ln614_3, i46 %zext_ln614

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge_ifconv:53 %zext_ln614_4 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln614_4"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:54 %zext_ln616 = zext i1 %d0

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge_ifconv:56 %zext_ln617 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:57 %d63 = add i64 %zext_ln617, i64 %zext_ln616

]]></Node>
<StgValue><ssdm name="d63"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:62 %mul_ln618 = mul i64 %zext_ln614_4, i64 %d63

]]></Node>
<StgValue><ssdm name="mul_ln618"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="46">
<![CDATA[
._crit_edge_ifconv:69 %trunc_ln619 = trunc i46 %v2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:58 %trunc_ln9 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge_ifconv:59 %select_ln618 = select i1 %d0, i45 35184372088831, i45 0

]]></Node>
<StgValue><ssdm name="select_ln618"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge_ifconv:60 %and_ln618 = and i45 %trunc_ln9, i45 %select_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge_ifconv:61 %zext_ln618 = zext i45 %and_ln618

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:63 %e_4 = sub i64 %zext_ln618, i64 %mul_ln618

]]></Node>
<StgValue><ssdm name="e_4"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="110" op_0_bw="46">
<![CDATA[
._crit_edge_ifconv:64 %zext_ln397_9 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln397_9"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="110" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:65 %zext_ln397_11 = zext i64 %e_4

]]></Node>
<StgValue><ssdm name="zext_ln397_11"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
._crit_edge_ifconv:66 %x_9 = mul i110 %zext_ln397_11, i110 %zext_ln397_9

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="45" op_0_bw="45" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:67 %trunc_ln1 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_9, i32 65, i32 109

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:5 %d_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %d_1_read

]]></Node>
<StgValue><ssdm name="d_1_read_1"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:6 %d_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %d_0_read

]]></Node>
<StgValue><ssdm name="d_0_read_1"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:7 %ulen_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %ulen

]]></Node>
<StgValue><ssdm name="ulen_read"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:8 %q_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %q_3_read

]]></Node>
<StgValue><ssdm name="q_3_read_1"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:9 %q_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %q_2_read

]]></Node>
<StgValue><ssdm name="q_2_read_1"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:10 %q_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %q_1_read

]]></Node>
<StgValue><ssdm name="q_1_read_1"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:11 %q_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %q_0_read

]]></Node>
<StgValue><ssdm name="q_0_read_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:12 %dlen_cast2 = zext i3 %dlen_read

]]></Node>
<StgValue><ssdm name="dlen_cast2"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:13 %ulen_cast = zext i3 %ulen_read

]]></Node>
<StgValue><ssdm name="ulen_cast"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:15 %add_ln616 = add i3 %dlen_read, i3 6

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:17 %select_ln616 = select i1 %icmp_ln616, i64 %d_1_read_1, i64 %d_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln616"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:18 %icmp_ln616_1 = icmp_eq  i2 %empty, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln616_1"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:19 %divisor = select i1 %icmp_ln616_1, i64 %d_2_read_1, i64 %select_ln616

]]></Node>
<StgValue><ssdm name="divisor"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:20 %add_ln616_2 = add i2 %empty, i2 3

]]></Node>
<StgValue><ssdm name="add_ln616_2"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge_ifconv:68 %zext_ln619 = zext i45 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln619"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="33" op_2_bw="31">
<![CDATA[
._crit_edge_ifconv:70 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:71 %v3 = add i64 %shl_ln2, i64 %zext_ln619

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:72 %zext_ln397_12 = zext i64 %v3

]]></Node>
<StgValue><ssdm name="zext_ln397_12"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:73 %zext_ln397_13 = zext i64 %divisor_4

]]></Node>
<StgValue><ssdm name="zext_ln397_13"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge_ifconv:74 %x_11 = mul i128 %zext_ln397_12, i128 %zext_ln397_13

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:75 %br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:0 %s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_i"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:1 %i = phi i2 %i_3, void %.split.i, i2 0, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:2 %k = phi i1 %k_2, void %.split.i, i1 0, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:3 %i_3 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:4 %icmp_ln173 = icmp_eq  i2 %i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:5 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2">
<![CDATA[
.split.i:0 %trunc_ln117 = trunc i2 %i

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:1 %tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="128">
<![CDATA[
.split.i:2 %trunc_ln175 = trunc i128 %x_11

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %select_ln175 = select i1 %trunc_ln117, i64 %tmp_9, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %select_ln175_2 = select i1 %trunc_ln117, i64 0, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="select_ln175_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:5 %add_ln175 = add i64 %select_ln175_2, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:6 %k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="1">
<![CDATA[
.split.i:7 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:8 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:10 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:11 %k_2 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.split.i:12 %br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:0 %sub_ln621 = sub i64 %v3, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:1 %v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:2 %p = mul i64 %v4, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
reciprocal_2by1.exit_ifconv:32 %add_ln618 = add i4 %ulen_cast, i4 15

]]></Node>
<StgValue><ssdm name="add_ln618"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
reciprocal_2by1.exit_ifconv:33 %sub_ln618 = sub i4 %add_ln618, i4 %dlen_cast2

]]></Node>
<StgValue><ssdm name="sub_ln618"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:3 %p_7 = add i64 %p, i64 %divisor

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:4 %icmp_ln630 = icmp_ult  i64 %p_7, i64 %divisor

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:5 %icmp_ln633 = icmp_ult  i64 %p_7, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="icmp_ln633"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:6 %xor_ln633 = xor i1 %icmp_ln633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln633"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:9 %select_ln633_2 = select i1 %xor_ln633, i64 18446744073709551614, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="select_ln633_2"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:10 %v_8 = add i64 %select_ln633_2, i64 %v4

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:13 %v_12 = select i1 %icmp_ln630, i64 %v_8, i64 %v4

]]></Node>
<StgValue><ssdm name="v_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln633" val="1"/>
<literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:7 %p_8 = sub i64 %p_7, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:8 %p_9 = select i1 %xor_ln633, i64 %p_8, i64 %p_7

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:11 %p_10 = sub i64 %p_9, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:12 %p_11 = select i1 %icmp_ln630, i64 %p_10, i64 %p_7

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:14 %zext_ln397 = zext i64 %v_12

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:15 %zext_ln397_10 = zext i64 %divisor

]]></Node>
<StgValue><ssdm name="zext_ln397_10"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
reciprocal_2by1.exit_ifconv:16 %x_13 = mul i128 %zext_ln397, i128 %zext_ln397_10

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="128">
<![CDATA[
reciprocal_2by1.exit_ifconv:17 %t_words_s = trunc i128 %x_13

]]></Node>
<StgValue><ssdm name="t_words_s"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
reciprocal_2by1.exit_ifconv:18 %trunc_ln2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:19 %p_12 = add i64 %trunc_ln2, i64 %p_11

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:24 %icmp_ln649_2 = icmp_ult  i64 %t_words_s, i64 %divisor

]]></Node>
<StgValue><ssdm name="icmp_ln649_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:20 %icmp_ln644 = icmp_ult  i64 %p_12, i64 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln644"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:21 %v = add i64 %v_12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:22 %icmp_ln647 = icmp_ult  i64 %p_12, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="icmp_ln647"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:23 %icmp_ln649 = icmp_ugt  i64 %p_12, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="icmp_ln649"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:25 %xor_ln649 = xor i1 %icmp_ln649_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln649"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:26 %or_ln649 = or i1 %icmp_ln649, i1 %xor_ln649

]]></Node>
<StgValue><ssdm name="or_ln649"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:27 %add_ln650 = add i64 %v_12, i64 18446744073709551614

]]></Node>
<StgValue><ssdm name="add_ln650"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:28 %select_ln649 = select i1 %or_ln649, i64 %add_ln650, i64 %v

]]></Node>
<StgValue><ssdm name="select_ln649"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:29 %select_ln644 = select i1 %icmp_ln644, i64 %select_ln649, i64 %v_12

]]></Node>
<StgValue><ssdm name="select_ln644"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:30 %and_ln647 = and i1 %icmp_ln644, i1 %icmp_ln647

]]></Node>
<StgValue><ssdm name="and_ln647"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:31 %v_11 = select i1 %and_ln647, i64 %v, i64 %select_ln644

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="4">
<![CDATA[
reciprocal_2by1.exit_ifconv:34 %sext_ln618 = sext i4 %sub_ln618

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:35 %zext_ln397_14 = zext i64 %v_11

]]></Node>
<StgValue><ssdm name="zext_ln397_14"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
reciprocal_2by1.exit_ifconv:36 %br_ln618 = br void

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %write_flag4_0 = phi i1 0, void %reciprocal_2by1.exit_ifconv, i1 %write_flag4_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="write_flag4_0"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %q16_07 = phi i64 0, void %reciprocal_2by1.exit_ifconv, i64 %q16_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="q16_07"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %write_flag8_0 = phi i1 0, void %reciprocal_2by1.exit_ifconv, i1 %write_flag8_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="write_flag8_0"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %q_06 = phi i64 0, void %reciprocal_2by1.exit_ifconv, i64 %q_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="q_06"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %q2_05 = phi i64 0, void %reciprocal_2by1.exit_ifconv, i64 %q2_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="q2_05"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:5 %write_flag11_0 = phi i1 0, void %reciprocal_2by1.exit_ifconv, i1 %write_flag11_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="write_flag11_0"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:6 %write_flag_0 = phi i1 0, void %reciprocal_2by1.exit_ifconv, i1 %write_flag_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %q3_04 = phi i64 0, void %reciprocal_2by1.exit_ifconv, i64 %q3_1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="q3_04"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:8 %j = phi i64 %sext_ln618, void %reciprocal_2by1.exit_ifconv, i64 %add_ln618_2, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %j, i32 63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln618 = br i1 %tmp_4, void %.split2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="64">
<![CDATA[
.split2:0 %trunc_ln618 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln618"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:2 %add_ln620 = add i2 %trunc_ln618, i2 %empty

]]></Node>
<StgValue><ssdm name="add_ln620"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="2">
<![CDATA[
.split2:3 %zext_ln620 = zext i2 %add_ln620

]]></Node>
<StgValue><ssdm name="zext_ln620"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln620

]]></Node>
<StgValue><ssdm name="u_addr"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="2">
<![CDATA[
.split2:5 %u2 = load i2 %u_addr

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %select_ln650 = select i1 %write_flag_0, i64 %q_06, i64 %q_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln650"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:1 %select_ln650_1 = select i1 %write_flag4_0, i64 %q16_07, i64 %q_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln650_1"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %select_ln650_2 = select i1 %write_flag8_0, i64 %q2_05, i64 %q_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln650_2"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:3 %select_ln650_3 = select i1 %write_flag11_0, i64 %q3_04, i64 %q_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln650_3"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:4 %mrv = insertvalue i256 <undef>, i64 %select_ln650

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:5 %mrv_1 = insertvalue i256 %mrv, i64 %select_ln650_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:6 %mrv_2 = insertvalue i256 %mrv_1, i64 %select_ln650_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:7 %mrv_3 = insertvalue i256 %mrv_2, i64 %select_ln650_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="256">
<![CDATA[
._crit_edge.loopexit:8 %ret_ln650 = ret i256 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln650"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="192" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="2">
<![CDATA[
.split2:5 %u2 = load i2 %u_addr

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:6 %add_ln621 = add i2 %add_ln620, i2 3

]]></Node>
<StgValue><ssdm name="add_ln621"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="2">
<![CDATA[
.split2:7 %zext_ln621 = zext i2 %add_ln621

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:8 %u_addr_4 = getelementptr i64 %u, i64 0, i64 %zext_ln621

]]></Node>
<StgValue><ssdm name="u_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="2">
<![CDATA[
.split2:9 %u1 = load i2 %u_addr_4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:10 %xor_ln622 = xor i2 %add_ln620, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln622"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="2">
<![CDATA[
.split2:11 %zext_ln622 = zext i2 %xor_ln622

]]></Node>
<StgValue><ssdm name="zext_ln622"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:12 %u_addr_5 = getelementptr i64 %u, i64 0, i64 %zext_ln622

]]></Node>
<StgValue><ssdm name="u_addr_5"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="2">
<![CDATA[
.split2:13 %u0 = load i2 %u_addr_5

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln618 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln618"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="2">
<![CDATA[
.split2:9 %u1 = load i2 %u_addr_4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="2">
<![CDATA[
.split2:13 %u0 = load i2 %u_addr_5

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:14 %icmp_ln288 = icmp_eq  i64 %u1, i64 %divisor

]]></Node>
<StgValue><ssdm name="icmp_ln288"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:15 %icmp_ln288_1 = icmp_eq  i64 %u2, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="icmp_ln288_1"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:16 %and_ln288 = and i1 %icmp_ln288, i1 %icmp_ln288_1

]]></Node>
<StgValue><ssdm name="and_ln288"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:17 %br_ln625 = br i1 %and_ln288, void %_ZN4intx4uintILj128EEC2Ev.exit_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:0 %zext_ln397_15 = zext i64 %u2

]]></Node>
<StgValue><ssdm name="zext_ln397_15"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:1 %mul_ln397 = mul i128 %zext_ln397_14, i128 %zext_ln397_15

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:2 %q = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:3 %q_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:4 %q_8 = add i64 %u1, i64 %q

]]></Node>
<StgValue><ssdm name="q_8"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:5 %icmp_ln176 = icmp_ult  i64 %q_8, i64 %q

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:6 %zext_ln177_3 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177_3"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:7 %add_ln177_5 = add i64 %q_7, i64 %zext_ln177_3

]]></Node>
<StgValue><ssdm name="add_ln177_5"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:8 %q_9 = add i64 %add_ln177_5, i64 %u2

]]></Node>
<StgValue><ssdm name="q_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="217" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:9 %mul_ln686 = mul i64 %q_9, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="mul_ln686"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:10 %r1 = sub i64 %u1, i64 %mul_ln686

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:11 %zext_ln397_16 = zext i64 %q_9

]]></Node>
<StgValue><ssdm name="zext_ln397_16"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:12 %mul_ln397_2 = mul i128 %zext_ln397_10, i128 %zext_ln397_16

]]></Node>
<StgValue><ssdm name="mul_ln397_2"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:13 %t_3 = trunc i128 %mul_ln397_2

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:14 %t_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:15 %r_14 = sub i64 %u0, i64 %t_3

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:16 %icmp_ln214 = icmp_ugt  i64 %t_3, i64 %u0

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:17 %sub_ln213_5 = sub i64 %r1, i64 %t_4

]]></Node>
<StgValue><ssdm name="sub_ln213_5"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:18 %zext_ln215 = zext i1 %icmp_ln214

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:19 %sub_ln216 = sub i64 %sub_ln213_5, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:20 %r = sub i64 %r_14, i64 %divisor

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:21 %icmp_ln214_2 = icmp_ult  i64 %r_14, i64 %divisor

]]></Node>
<StgValue><ssdm name="icmp_ln214_2"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:22 %sub_ln213_7 = sub i64 %sub_ln216, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="sub_ln213_7"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:23 %zext_ln215_3 = zext i1 %icmp_ln214_2

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:24 %r_22 = sub i64 %sub_ln213_7, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="r_22"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:25 %q_10 = add i64 %q_9, i64 1

]]></Node>
<StgValue><ssdm name="q_10"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:26 %icmp_ln695 = icmp_ult  i64 %r_22, i64 %q_8

]]></Node>
<StgValue><ssdm name="icmp_ln695"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:27 %icmp_ln176_4 = icmp_ult  i64 %r_14, i64 %r

]]></Node>
<StgValue><ssdm name="icmp_ln176_4"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:28 %zext_ln177_4 = zext i1 %icmp_ln176_4

]]></Node>
<StgValue><ssdm name="zext_ln177_4"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:29 %add_ln177_7 = add i64 %divisor_4, i64 %zext_ln177_4

]]></Node>
<StgValue><ssdm name="add_ln177_7"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:30 %r_15 = add i64 %add_ln177_7, i64 %r_22

]]></Node>
<StgValue><ssdm name="r_15"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:31 %r_16 = select i1 %icmp_ln695, i64 %r, i64 %r_14

]]></Node>
<StgValue><ssdm name="r_16"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:32 %r_17 = select i1 %icmp_ln695, i64 %r_22, i64 %r_15

]]></Node>
<StgValue><ssdm name="r_17"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:33 %q_11 = select i1 %icmp_ln695, i64 %q_10, i64 %q_9

]]></Node>
<StgValue><ssdm name="q_11"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:34 %icmp_ln302 = icmp_ult  i64 %r_17, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:35 %icmp_ln302_3 = icmp_eq  i64 %r_17, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="icmp_ln302_3"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:36 %icmp_ln302_4 = icmp_ult  i64 %r_16, i64 %divisor

]]></Node>
<StgValue><ssdm name="icmp_ln302_4"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:37 %and_ln302 = and i1 %icmp_ln302_3, i1 %icmp_ln302_4

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:38 %or_ln302 = or i1 %icmp_ln302, i1 %and_ln302

]]></Node>
<StgValue><ssdm name="or_ln302"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:39 %r_18 = sub i64 %r_16, i64 %divisor

]]></Node>
<StgValue><ssdm name="r_18"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:40 %sub_ln213_8 = sub i64 %r_17, i64 %divisor_4

]]></Node>
<StgValue><ssdm name="sub_ln213_8"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:41 %zext_ln215_4 = zext i1 %icmp_ln302_4

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:42 %r_19 = sub i64 %sub_ln213_8, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="r_19"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:43 %add_ln703 = add i64 %q_11, i64 1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:44 %r_23 = select i1 %or_ln302, i64 %r_16, i64 %r_18

]]></Node>
<StgValue><ssdm name="r_23"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:45 %r_24 = select i1 %or_ln302, i64 %r_17, i64 %r_19

]]></Node>
<StgValue><ssdm name="r_24"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:46 %select_ln302 = select i1 %or_ln302, i64 %q_11, i64 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:47 %overflow = call i64 @submul.1, i64 %u, i2 %trunc_ln618, i64 %d_0_read_1, i64 %d_1_read_1, i64 %d_2_read_1, i64 %d_3_read_1, i3 %add_ln616, i64 %select_ln302

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:47 %overflow = call i64 @submul.1, i64 %u, i2 %trunc_ln618, i64 %d_0_read_1, i64 %d_1_read_1, i64 %d_2_read_1, i64 %d_3_read_1, i3 %add_ln616, i64 %select_ln302

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:48 %d = sub i64 %r_23, i64 %overflow

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:49 %carry1_6 = icmp_ult  i64 %r_23, i64 %overflow

]]></Node>
<StgValue><ssdm name="carry1_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="259" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:50 %store_ln299 = store i64 %d, i2 %u_addr_5

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:51 %zext_ln639 = zext i1 %carry1_6

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:52 %d_5 = sub i64 %r_24, i64 %zext_ln639

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:53 %carry1 = icmp_ult  i64 %r_24, i64 %zext_ln639

]]></Node>
<StgValue><ssdm name="carry1"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:54 %store_ln299 = store i64 %d_5, i2 %u_addr_4

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit_ifconv:55 %br_ln641 = br i1 %carry1, void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln641"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.preheader:0 %add_ln643 = add i64 %select_ln302, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln643"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.preheader:1 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.preheader:2 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:3 %br_ln586 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %i_4 = phi i2 %add_ln586, void %.split, i2 0, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %carry = phi i1 %or_ln164, void %.split, i1 0, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:2 %add_ln586 = add i2 %i_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln586"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:4 %icmp_ln586 = icmp_eq  i2 %i_4, i2 %add_ln616_2

]]></Node>
<StgValue><ssdm name="icmp_ln586"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i:5 %empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 3, i64 0

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:6 %br_ln586 = br i1 %icmp_ln586, void %.split, void %_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:1 %add_ln587 = add i2 %i_4, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="add_ln587"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="2">
<![CDATA[
.split:2 %zext_ln587 = zext i2 %add_ln587

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %u_addr_6 = getelementptr i64 %u, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="u_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:5 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="2">
<![CDATA[
.split:6 %u_load_8 = load i2 %u_addr_6

]]></Node>
<StgValue><ssdm name="u_load_8"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:18 %store_ln587 = store i64 %zext_ln587, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln587"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln586"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:4 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="2">
<![CDATA[
.split:6 %u_load_8 = load i2 %u_addr_6

]]></Node>
<StgValue><ssdm name="u_load_8"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %x_16 = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %u_load_8

]]></Node>
<StgValue><ssdm name="x_16"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:9 %y_10 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %d_0_read_1, i64 %d_1_read_1, i64 %d_2_read_1, i64 %d_3_read_1, i2 %i_4

]]></Node>
<StgValue><ssdm name="y_10"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %s = add i64 %x_16, i64 %y_10

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:11 %carry1_5 = icmp_ult  i64 %s, i64 %x_16

]]></Node>
<StgValue><ssdm name="carry1_5"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="1">
<![CDATA[
.split:12 %zext_ln162 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:13 %t = add i64 %s, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:14 %carry2 = icmp_ult  i64 %t, i64 %s

]]></Node>
<StgValue><ssdm name="carry2"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:15 %or_ln164 = or i1 %carry1_5, i1 %carry2

]]></Node>
<StgValue><ssdm name="or_ln164"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
.split:16 %store_ln299 = store i64 %t, i2 %u_addr_6

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:17 %store_ln162 = store i64 %t, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.split:19 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="297" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="2">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:1 %u_load = load i2 %u_addr_4

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
<literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:0 %zext_ln644 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln644"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
<literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="2">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:1 %u_load = load i2 %u_addr_4

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
<literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:2 %add_ln644 = add i64 %divisor_4, i64 %zext_ln644

]]></Node>
<StgValue><ssdm name="add_ln644"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
<literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:3 %add_ln644_1 = add i64 %add_ln644, i64 %u_load

]]></Node>
<StgValue><ssdm name="add_ln644_1"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
<literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:4 %store_ln644 = store i64 %add_ln644_1, i2 %u_addr_4

]]></Node>
<StgValue><ssdm name="store_ln644"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
<literal name="carry1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit:5 %br_ln645 = br void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln645"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:0 %q16_0 = phi i64 18446744073709551615, void, i64 %add_ln643, void %_ZN4intx8internal3addEPyPKyS3_i.exit.loopexit, i64 %select_ln302, void %_ZN4intx4uintILj128EEC2Ev.exit_ifconv

]]></Node>
<StgValue><ssdm name="q16_0"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:1 %q3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q3_04, i64 %q3_04, i64 %q3_04, i64 %q16_0, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="q3_1"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:2 %write_flag_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:3 %write_flag11_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 1, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="write_flag11_1"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:4 %q2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q2_05, i64 %q2_05, i64 %q16_0, i64 %q2_05, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="q2_1"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:5 %q_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q16_0, i64 %q_06, i64 %q_06, i64 %q_06, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:6 %write_flag8_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag8_0, i1 %write_flag8_0, i1 1, i1 %write_flag8_0, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="write_flag8_1"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:7 %q16_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q16_07, i64 %q16_0, i64 %q16_07, i64 %q16_07, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="q16_1"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:8 %write_flag4_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag4_0, i1 1, i1 %write_flag4_0, i1 %write_flag4_0, i2 %trunc_ln618

]]></Node>
<StgValue><ssdm name="write_flag4_1"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:9 %add_ln618_2 = add i64 %j, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln618_2"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit._crit_edge:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="315" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0 %tmp = call i64 @submul.1, i64 %u, i2 %trunc_ln618, i64 %d_0_read_1, i64 %d_1_read_1, i64 %d_2_read_1, i64 %d_3_read_1, i3 %dlen_read, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="316" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0 %tmp = call i64 @submul.1, i64 %u, i2 %trunc_ln618, i64 %d_0_read_1, i64 %d_1_read_1, i64 %d_2_read_1, i64 %d_3_read_1, i3 %dlen_read, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="317" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_ln629 = sub i64 %divisor_4, i64 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln629"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
:2 %store_ln629 = store i64 %sub_ln629, i2 %u_addr

]]></Node>
<StgValue><ssdm name="store_ln629"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln630 = br void %_ZN4intx4uintILj128EEC2Ev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
