[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 42
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNet/dut.v
n<> u<41> t<Top_level_rule> c<1> l<1:1> el<4:1>
  n<> u<1> t<Null_rule> p<41> s<40> l<1:1>
  n<> u<40> t<Source_text> p<41> c<39> l<1:1> el<3:10>
    n<> u<39> t<Description> p<40> c<38> l<1:1> el<3:10>
      n<> u<38> t<Module_declaration> p<39> c<21> l<1:1> el<3:10>
        n<> u<21> t<Module_ansi_header> p<38> c<2> s<36> l<1:1> el<1:41>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<21> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<21> s<20> l<1:12> el<1:12>
          n<> u<20> t<Port_declaration_list> p<21> c<11> l<1:12> el<1:40>
            n<> u<11> t<Ansi_port_declaration> p<20> c<9> s<19> l<1:13> el<1:25>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<1:13> el<1:23>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<1:13> el<1:18>
                n<> u<8> t<Net_port_type> p<9> c<6> l<1:19> el<1:23>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<1:19> el<1:23>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<1:24> el<1:24>
              n<i> u<10> t<STRING_CONST> p<11> l<1:24> el<1:25>
            n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<1:27> el<1:39>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<1:27> el<1:37>
                n<> u<12> t<PortDir_Out> p<17> s<16> l<1:27> el<1:33>
                n<> u<16> t<Net_port_type> p<17> c<15> l<1:34> el<1:37>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<1:34> el<1:37>
                    n<> u<14> t<Data_type> p<15> c<13> l<1:34> el<1:37>
                      n<> u<13> t<IntVec_TypeReg> p<14> l<1:34> el<1:37>
              n<o> u<18> t<STRING_CONST> p<19> l<1:38> el<1:39>
        n<> u<36> t<Non_port_module_item> p<38> c<35> s<37> l<2:3> el<2:16>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:3> el<2:16>
            n<> u<34> t<Module_common_item> p<35> c<33> l<2:3> el<2:16>
              n<> u<33> t<Continuous_assign> p<34> c<32> l<2:3> el<2:16>
                n<> u<32> t<Net_assignment_list> p<33> c<31> l<2:10> el<2:15>
                  n<> u<31> t<Net_assignment> p<32> c<26> l<2:10> el<2:15>
                    n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<2:10> el<2:11>
                      n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<2:10> el<2:11>
                        n<o> u<22> t<STRING_CONST> p<23> l<2:10> el<2:11>
                      n<> u<25> t<Constant_select> p<26> c<24> l<2:12> el<2:12>
                        n<> u<24> t<Constant_bit_select> p<25> l<2:12> el<2:12>
                    n<> u<30> t<Expression> p<31> c<29> l<2:14> el<2:15>
                      n<> u<29> t<Primary> p<30> c<28> l<2:14> el<2:15>
                        n<> u<28> t<Primary_literal> p<29> c<27> l<2:14> el<2:15>
                          n<i> u<27> t<STRING_CONST> p<28> l<2:14> el<2:15>
        n<> u<37> t<ENDMODULE> p<38> l<3:1> el<3:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
Identifier                                             1
LogicNet                                               2
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
Port                                                   2
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNet/dut.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.i), line:1:24, endln:1:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:1:19, endln:1:23
      |vpiParent:
      \_LogicNet: (work@dut.i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:1:38, endln:1:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:1:34, endln:1:37
      |vpiParent:
      \_LogicNet: (work@dut.o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.i), line:1:24, endln:1:25
  |vpiNet:
  \_LogicNet: (work@dut.o), line:1:38, endln:1:39
  |vpiPort:
  \_Port: (i), line:1:24, endln:1:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:1:19, endln:1:23
      |vpiParent:
      \_Port: (i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (o), line:1:38, endln:1:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:1:34, endln:1:37
      |vpiParent:
      \_Port: (o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:2:10, endln:2:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiRhs:
    \_RefObj: (work@dut.i), line:2:14, endln:2:15
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:15
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicNet: (work@dut.i), line:1:24, endln:1:25
    |vpiLhs:
    \_RefObj: (work@dut.o), line:2:10, endln:2:11
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:15
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:1:38, endln:1:39
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
