/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_29z;
  reg [22:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [30:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  reg [22:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[0] & celloutsig_1_2z[1]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z[1] & celloutsig_1_2z[1]);
  assign celloutsig_0_0z = in_data[23] | in_data[86];
  assign celloutsig_0_4z = celloutsig_0_2z[7] | celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_16z[12] | celloutsig_1_5z[9];
  assign celloutsig_0_15z = celloutsig_0_11z[1] | celloutsig_0_8z[2];
  assign celloutsig_0_3z = celloutsig_0_1z[15:2] + { celloutsig_0_2z[19:7], celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[146:143] + { celloutsig_1_0z[2], celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_3z + { celloutsig_1_3z[4:0], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_7z = celloutsig_0_2z[12:2] + { in_data[63:55], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[177:165] >= { in_data[162:156], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[53:50], celloutsig_0_4z } >= celloutsig_0_3z[8:4];
  assign celloutsig_0_12z = celloutsig_0_9z[2:0] >= celloutsig_0_1z[2:0];
  assign celloutsig_0_13z = celloutsig_0_3z[13:2] >= { in_data[39:30], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_2z[19:14], celloutsig_0_6z } >= { celloutsig_0_2z[20:16], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_11z[1:0], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_4z } >= celloutsig_0_18z[9:5];
  assign celloutsig_1_19z = celloutsig_1_3z[5:2] < { celloutsig_1_18z, celloutsig_1_15z };
  assign celloutsig_1_5z = in_data[127:117] * { in_data[117:114], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_0z[3:2], celloutsig_1_10z } * celloutsig_1_11z[5:3];
  assign celloutsig_0_36z = - { celloutsig_0_19z[3:2], celloutsig_0_18z };
  assign celloutsig_0_39z = - celloutsig_0_1z[14:12];
  assign celloutsig_1_0z = in_data[189:184] | in_data[137:132];
  assign celloutsig_0_8z = { celloutsig_0_3z[4:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } | { celloutsig_0_3z[6:0], celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_18z[10:5] | { celloutsig_0_7z[7:4], celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_6z = | celloutsig_0_3z[13:10];
  assign celloutsig_0_14z = | celloutsig_0_2z[21:12];
  assign celloutsig_0_24z = | { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_7z[6:0], celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_36z[13:12], celloutsig_0_20z } >> { celloutsig_0_29z[3:2], celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_2z[14:10] >> celloutsig_0_3z[13:9];
  assign celloutsig_0_29z = { celloutsig_0_1z[13:9], celloutsig_0_14z } >> { celloutsig_0_3z[8:5], celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[131], celloutsig_1_0z } << { in_data[107:102], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } << { celloutsig_1_5z[4:0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_5z[3:0], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z } << { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[40:24] << in_data[39:23];
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z[3:1], celloutsig_1_2z } <<< celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_7z[2:0] <<< celloutsig_1_13z[23:21];
  assign celloutsig_0_18z = { celloutsig_0_3z[11:7], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z } <<< { celloutsig_0_3z[10:0], celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 23'h000000;
    else if (clkin_data[32]) celloutsig_1_16z = { in_data[119:106], celloutsig_1_2z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_11z = celloutsig_0_8z[6:4];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[30:8];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
