/*
 * ACPHY DeepSleepInit module DATA
 *
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: phy_ac_dsi_data.c 689609 2017-03-12 12:09:14Z $
 */

/*
 * !!! DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED !!!
 */

#include "phy_ac_dsi_data.h"
#include "phy_ac_tblid.h"
#include "wlc_phyreg_ac.h"
#include "wlc_radioreg_20695.h"

#include "wlc_radioreg_20697.h"

/* Radio minipmu power up sequence arrays */
static d11axiiv_t dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_minipmu_pwrup_radio_reg_seq0[2] = {
	{RF0_20695_READOVERRIDES(32), 0x0001, 0x0000, 0xdead},
	{RFP0_20695_READOVERRIDES(32), 0x0001, 0x0000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_maj36_min0_radio_minipmu_pwrup_phy_reg_seq0[1] = {
	{ACPHY_RfctrlCmd(36), 0x0d82, 0x0d82, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_minipmu_pwrup_radio_reg_seq1[15] = {
	{RFP0_20695_BG_REG12(32), 0x0002, 0x0002, 0xdead},
	{RFP0_20695_LDO1P8_STAT(32), 0x0040, 0x0040, 0xdead},
	{RFP0_20695_BG_REG2(32), 0x3000, 0x2000, 0xdead},
	{RFP0_20695_BG_REG2(32), 0x3000, 0x3000, 0xdead},
	{RF0_20695_PMU_CFG1(32), 0x012a, 0x0000, 0xdead},
	{RF0_20695_PMU_CFG5(32), 0x0006, 0x0004, 0xdead},
	{RFP0_20695_BG_REG10(32), 0x006c, 0x002c, 0xdead},
	{RF0_20695_PMU_CFG5(32), 0x0006, 0x0006, 0xdead},
	{RF0_20695_PMU_CFG1(32), 0x012a, 0x0020, 0xdead},
	{RF0_20695_PMU_CFG1(32), 0x012a, 0x0028, 0xdead},
	{RF0_20695_PMU_CFG1(32), 0x012a, 0x002a, 0xdead},
	{RF0_20695_RX2G_REG4(32), 0x0002, 0x0002, 0xdead},
	{RF0_20695_RX5G_REG5(32), 0x0010, 0x0010, 0xdead},
	{RF0_20695_LDO1P65_STAT(32), 0x0100, 0x0100, 0xdead},
	{RFP0_20695_BG_REG10(32), 0x006c, 0x006c, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_minipmu_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_minipmu_pwrup_delay_seq1[1] = {
	0x03c
};

static d11axiiv_t dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_minipmu_pwrup_radio_reg_seq2[1] = {
	{RF0_20695_PMU_CFG1(32), 0x012a, 0x012a, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_minipmu_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio 2G PLL power up and VCO cal sequence arrays */
static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq0[19] = {
	{RF0_20695_PLL_CRISSCROSS_5GAS2G(32), 0x0001, 0x0000, 0xdead},
	{RFP0_20695_PLL_CRISSCROSS_5GAS2G(32), 0x0001, 0x0000, 0xdead},
	{RF0_20695_LOGEN5G_REG4(32), 0x8000, 0x0000, 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(32), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x00c0, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0100, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq1[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq1[12] = {
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x02c4, 0xdead},
	{RFP0_20695_PLL_CP1(32), 0x4000, 0x4000, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06c4, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0300, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06c6, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0b00, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06c7, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06e7, 0xdead},
	{RFP0_20695_PLL_RFVCO4(32), 0x0040, 0x0040, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x86e7, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq3[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq4[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq2[12] = {
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x0800, 0xdead},
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x0000, 0xdead},
	{RFP0_20695_PLL_CP1(32), 0x4000, 0x0000, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x0020, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL15(32), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0fc1, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq4[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq5[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq5[1] = {
	0x050
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq6[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq3[2] = {
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03c0, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq6[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq7[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio 5G PLL power up and VCO cal sequence arrays */
static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq0[17] = {
	{RF0_20695_PLL_CRISSCROSS_5GAS2G(32), 0x0001, 0x0000, 0xdead},
	{RFP0_20695_PLL_CRISSCROSS_5GAS2G(32), 0x0001, 0x0000, 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(32), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL_RFVCO4(32), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0000, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x8000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x00c0, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x0100, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq1[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq1[18] = {
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x8800, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x02c4, 0xdead},
	{RFP0_20695_PLL5G_CP1(32), 0x6000, 0x4000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x06c4, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x0300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x06c6, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x2300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x06e6, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0020, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x26e6, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x8801, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x66e6, 0xdead},
	{RFP0_20695_PLL5G_CP1(32), 0x6000, 0x6000, 0xdead},
	{RFP0_20695_PLL5G_LF6(32), 0x0001, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x6300, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x67e6, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0044, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq3[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq4[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq2[17] = {
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x0801, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CP1(32), 0x6000, 0x2000, 0xdead},
	{RF0_20695_LOGEN5G_REG4(32), 0x8000, 0x8000, 0xdead},
	{RF0_20695_LOGEN_OVR1(32), 0x0060, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0xe7e6, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x0020, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL15(32), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0fc1, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq4[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq5[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq5[1] = {
	0x050
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq6[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq3[2] = {
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03c0, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq6[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq7[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio 5G PLL to 2G power up and VCO cal sequence arrays */
static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq0[12] = {
	{RF0_20695_PLL_CRISSCROSS_5GAS2G(32), 0x0001, 0x0001, 0xdead},
	{RFP0_20695_PLL_CRISSCROSS_5GAS2G(32), 0x0001, 0x0001, 0xdead},
	{RF0_20695_LOGEN5G_REG4(32), 0x8000, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x00c0, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0100, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq1[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq1[12] = {
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x02c4, 0xdead},
	{RFP0_20695_PLL_CP1(32), 0x4000, 0x4000, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06c4, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0300, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06c6, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x0b00, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06c7, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x06e7, 0xdead},
	{RFP0_20695_PLL_RFVCO4(32), 0x0040, 0x0040, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x86e7, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq3[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq4[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq2[14] = {
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x0800, 0xdead},
	{RFP0_20695_PLL_RFVCO2(32), 0x8800, 0x0000, 0xdead},
	{RFP0_20695_PLL_CP1(32), 0x4000, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x8000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x00c0, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x0100, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq4[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq5[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq5[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq6[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq3[18] = {
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x8800, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x02c4, 0xdead},
	{RFP0_20695_PLL5G_CP1(32), 0x6000, 0x4000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x06c4, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x0300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x06c6, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x2300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x06e6, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0020, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x26e6, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x8801, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x66e6, 0xdead},
	{RFP0_20695_PLL5G_CP1(32), 0x6000, 0x6000, 0xdead},
	{RFP0_20695_PLL5G_LF6(32), 0x0001, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CFG1(32), 0x6300, 0x6300, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0x67e6, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0044, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq6[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq7[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq7[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq8[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq4[31] = {
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x0801, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x8801, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CP1(32), 0x6000, 0x2000, 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(32), 0x0040, 0x0040, 0xdead},
	{RF0_20695_LOGEN_OVR1(32), 0x0060, 0x0020, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x86e7, 0xdead},
	{RFP0_20695_PLL_CFG1(32), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x86e7, 0xdead},
	{RFP0_20695_PLL_RFVCO4(32), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL_OVR1(32), 0x86e7, 0x86e7, 0xdead},
	{RFP0_20695_PLL5G_CFG6(32), 0x0061, 0x0061, 0xdead},
	{RFP0_20695_PLL5G_OVR1(32), 0xe7e6, 0xe7e6, 0xdead},
	{RFP0_20695_PLL5G_RFVCO5(32), 0x0f00, 0x0600, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x0020, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL15(32), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(32), 0x0fc1, 0x0fc1, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL15(32), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(32), 0x0fc1, 0x0fc1, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq8[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq9[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq9[1] = {
	0x050
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq10[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq5[4] = {
	{RFP0_20695_PLL_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03c0, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(32), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(32), 0x03e0, 0x03c0, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq10[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq11[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio power down sequence arrays */
static adp_t rom_maj36_min0_radio_pwrdwn_phy_reg_seq0[7] = {
	{ACPHY_RfctrlCoreAfeCfg10(36), 0x0000},
	{ACPHY_RfctrlCoreAfeCfg20(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x1fff},
	{ACPHY_RfctrlCoreRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0xffff},
	{ACPHY_RfctrlCoreTxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideTxPus0(36), 0x01ff}
};

static adp_t rom_20695_maj1_min0_radio_pwrdwn_radio_reg_seq0[28] = {
	{RFP0_20695_PLL_RFVCO4(32), 0x4386},
	{RFP0_20695_PLL_CFG1(32), 0x80a0},
	{RFP0_20695_PLL_CFG1(32), 0x80a0},
	{RFP0_20695_PLL_CFG1(32), 0x80a0},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0717},
	{RFP0_20695_PLL_CFG1(32), 0x80a0},
	{RFP0_20695_PLL5G_RFVCO2(32), 0x2010},
	{RFP0_20695_PLL5G_CFG6(32), 0x0006},
	{RFP0_20695_PLL5G_CFG1(32), 0x00a0},
	{RFP0_20695_PLL5G_CFG1(32), 0x00a0},
	{RFP0_20695_PLL5G_PFDLDO1(32), 0x0717},
	{RFP0_20695_PLL_PFDLDO1(32), 0x0717},
	{RFP0_20695_PLL5G_CFG1(32), 0x00a0},
	{RF0_20695_LOGEN5G_REG4(32), 0x0733},
	{RF0_20695_LO5GTO2G_CFG3(32), 0x0012},
	{RF0_20695_LDO1P65_STAT(32), 0x0000},
	{RF0_20695_RX2G_REG4(32), 0x0000},
	{RF0_20695_RX5G_REG5(32), 0x0002},
	{RF0_20695_PMU_CFG1(32), 0x0128},
	{RF0_20695_PMU_CFG1(32), 0x0120},
	{RF0_20695_PMU_CFG1(32), 0x0100},
	{RF0_20695_PMU_CFG5(32), 0x0004},
	{RFP0_20695_BG_REG10(32), 0x004c},
	{RF0_20695_PMU_CFG5(32), 0x0000},
	{RF0_20695_PMU_CFG1(32), 0x0000},
	{RFP0_20695_BG_REG2(32), 0xa8a2},
	{RFP0_20695_BG_REG2(32), 0x88a2},
	{RFP0_20695_LDO1P8_STAT(32), 0x0000}
};

static adp_t rom_maj36_min0_radio_pwrdwn_phy_reg_seq1[4] = {
	{ACPHY_RfctrlCmd(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideTxPus0(36), 0x0000}
};

/* PHY register rom sequence arrays */
static adp_t rom_maj36_min0_phyreg_init_phy_reg_seq0[135] = {
	{ACPHY_RfctrlIntc0(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideGains0(36), 0x0000},
	{ACPHY_RfctrlOverrideLpfCT0(36), 0x0000},
	{ACPHY_RfctrlOverrideLpfSwtch0(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideLowPwrCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideAuxTssi0(36), 0x0000},
	{ACPHY_AfectrlOverride0(36), 0x0000},
	{ACPHY_AfeClkDivOverrideCtrlN0(36), 0x0000},
	{ACPHY_RfctrlCoreTxPus0(36), 0x0080},
	{ACPHY_RfctrlOverrideTxPus0(36), 0x0180},
	{ACPHY_RfctrlOverrideAfeDivCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideETCfg0(36), 0x0000},
	{ACPHY_AfeClkDivOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_LogenOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_ETOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_RfCtrlCorePwrSw0(36), 0x0000},
	{ACPHY_dyn_radiob0(36), 0x0000},
	{ACPHY_Dac_gain0(36), 0x867f},
	{ACPHY_RfctrlOverrideNapPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideLogenBias0(36), 0x0000},
	{ACPHY_RfctrlOverrideExtraAfeDivCfg0(36), 0x0000},
	{ACPHY_Extra1AfeClkDivOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_Extra2AfeClkDivOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_RfctrlCmd(36), 0x0000},
	{ACPHY_AfeClkDivOverrideCtrl(36), 0x0000},
	{ACPHY_RfctrlCoreRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x1000},
	{ACPHY_RfctrlCoreTxPus0(36), 0x0080},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x5000},
	{ACPHY_RfctrlCoreAfeCfg20(36), 0x0100},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0400},
	{ACPHY_RfseqMode(36), 0x0000},
	{ACPHY_RfseqMode(36), 0x0200},
	{ACPHY_RfseqMode(36), 0x0201},
	{ACPHY_RfseqMode(36), 0x0203},
	{ACPHY_RfseqTrigger(36), 0x8020},
	{ACPHY_RfseqMode(36), 0x0201},
	{ACPHY_RfseqMode(36), 0x0200},
	{ACPHY_RfseqTrigger(36), 0x8000},
	{ACPHY_AfePuCtrl(36), 0xcbff},
	{ACPHY_bOverAGParams(36), 0x5000},
	{ACPHY_HTAGCWaitCounters(36), 0x2220},
	{ACPHY_DcFiltAddress(36), 0x0615},
	{ACPHY_bphyTest(36), 0x0000},
	{ACPHY_bphyFiltBypass(36), 0x0400},
	{ACPHY_bphyFiltBypass(36), 0x0400},
	{ACPHY_CCKLMSStepSize(36), 0x0002},
	{ACPHY_BfeConfigReg1(36), 0x0008},
	{ACPHY_Core0_TargetVar_log2(36), 0x01c0},
	{ACPHY_RxSdFeConfig1(36), 0x0001},
	{ACPHY_dccal_control_10(36), 0x2219},
	{ACPHY_nvcfg2(36), 0x48f5},
	{ACPHY_crsmfminpowerl0(36), 0x3131},
	{ACPHY_crsmfminpoweru0(36), 0x3131},
	{ACPHY_crsmfminpowerl1(36), 0x3131},
	{ACPHY_crsmfminpoweru1(36), 0x3131},
	{ACPHY_crsmfminpowerl2(36), 0x0031},
	{ACPHY_crsmfminpoweru2(36), 0x0031},
	{ACPHY_crsmfminpowerlSub10(36), 0x3131},
	{ACPHY_crsmfminpowerlSub11(36), 0x3131},
	{ACPHY_crsmfminpowerlSub12(36), 0x0031},
	{ACPHY_crsmfminpoweruSub10(36), 0x3131},
	{ACPHY_crsmfminpoweruSub11(36), 0x3131},
	{ACPHY_crsmfminpoweruSub12(36), 0x0031},
	{ACPHY_crsminpowerl0(36), 0x2c31},
	{ACPHY_crsminpoweru0(36), 0x2c31},
	{ACPHY_crsminpowerl1(36), 0x2c2c},
	{ACPHY_crsminpoweru1(36), 0x2c2c},
	{ACPHY_crsminpowerl2(36), 0x002c},
	{ACPHY_crsminpoweru2(36), 0x002c},
	{ACPHY_crsminpowerlSub10(36), 0x2c31},
	{ACPHY_crsminpowerlSub11(36), 0x2c2c},
	{ACPHY_crsminpowerlSub12(36), 0x002c},
	{ACPHY_crsminpoweruSub10(36), 0x2c31},
	{ACPHY_crsminpoweruSub11(36), 0x2c2c},
	{ACPHY_crsminpoweruSub12(36), 0x002c},
	{ACPHY_crsThreshold1u(36), 0xa5eb},
	{ACPHY_crsThreshold1l(36), 0xa5eb},
	{ACPHY_crsThreshold1lSub1(36), 0xa5eb},
	{ACPHY_crsThreshold1uSub1(36), 0xa5eb},
	{ACPHY_crsminpoweroffset0(36), 0x0505},
	{ACPHY_crsminpoweroffsetSub10(36), 0x0505},
	{ACPHY_crsmfminpoweroffset0(36), 0x0505},
	{ACPHY_crsmfminpoweroffsetSub10(36), 0x0505},
	{ACPHY_Core0HpFBw(36), 0x3e9f},
	{ACPHY_Core0DSSScckPktGain(36), 0x3f00},
	{ACPHY_BfeConfigReg1(36), 0x0008},
	{ACPHY_FSTRCtrl(36), 0x07aa},
	{ACPHY_crsThreshold2u(36), 0x204d},
	{ACPHY_crshighlowpowThresholdu(36), 0x454b},
	{ACPHY_Core1TxControl(36), 0x001c},
	{ACPHY_Core0lpfQ(36), 0x0a7f},
	{ACPHY_overideDigiGain1(36), 0xff44},
	{ACPHY_cckshiftbitsRefVar(36), 0x209c},
	{ACPHY_Core0_BPHY_TargetVar_log2_pt8us(36), 0x01df},
	{ACPHY_clip1gainSettleLen(36), 0x0028},
	{ACPHY_dacClkCtrl(36), 0x0800},
	{ACPHY_RfctrlCmd(36), 0x0002},
	{ACPHY_Logen_AfeDiv_reset_select(36), 0x311d},
	{ACPHY_forceFront0(36), 0x6000},
	{ACPHY_forceFront0(36), 0x6400},
	{ACPHY_forceFront0(36), 0x6600},
	{ACPHY_TSSIMode(36), 0x000c},
	{ACPHY_DmdCtrlConfig(36), 0x443b},
	{ACPHY_pktgainSettleLen(36), 0x0030},
	{ACPHY_TxMacIfHoldOff(36), 0x011a},
	{ACPHY_TxMacDelay(36), 0x03e8},
	{ACPHY_ed_crs20LAssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20LDeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20UAssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20UDeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20Lsub1AssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20Lsub1DeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20Usub1AssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20Usub1DeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20UAssertThresh1(36), 0x043f},
	{ACPHY_ed_crs20UDeassertThresh1(36), 0x03c0},
	{ACPHY_bphyTest(36), 0x0000},
	{ACPHY_forceFront0(36), 0x6200},
	{ACPHY_forceFront0(36), 0x6000},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x0010},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x0018},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x001b},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x041b},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x061b},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x06db},
	{ACPHY_gpioLoOutEn(36), 0x000f},
	{ACPHY_gpioHiOutEn(36), 0x0000},
	{ACPHY_gpioSel(36), 0x003e},
	{ACPHY_femctrl_override_control_reg(36), 0x0000},
	{ACPHY_RfBiasControl(36), 0x819b},
	{ACPHY_AfePuCtrl(36), 0xcbff}
};

/* PHY table rom data arrays */
static uint8 rom_maj36_min0_TxEvmTbl_phytbl_init_data0[38] = {
	0x09, 0x0e, 0x11, 0x14, 0x17, 0x1a, 0x1d, 0x20, 0x09, 0x0e, 0x11, 0x14, 0x17, 0x1a, 0x1d,
	0x20, 0x22, 0x24, 0x09, 0x0e, 0x11, 0x14, 0x17, 0x1a, 0x1d, 0x20, 0x22, 0x24, 0x09, 0x0e,
	0x11, 0x14, 0x17, 0x1a, 0x1d, 0x20, 0x22, 0x24
};

static uint8 rom_maj36_min0_NvRxEvmShapingTbl_phytbl_init_data1[64] = {
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00
};

static uint8 rom_maj36_min0_NvNoiseShapingTbl_phytbl_init_data2[64] = {
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00
};

static uint32 rom_maj36_min0_NvAdjTbl_phytbl_init_data3[64] = {
	0x00000000, 0x00400844, 0x00300633, 0x00200422, 0x00100211, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000100, 0x00000200, 0x00000311, 0x00000422, 0x00100533, 0x00200644, 0x00300700,
	0x00400800, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00400800, 0x00300700, 0x00200644, 0x00100533, 0x00000422, 0x00000311,
	0x00000200, 0x00000100, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00100211, 0x00200422, 0x00300633,
	0x00400844
};

static uint32 rom_maj36_min0_PhaseTrackTbl_1x1_phytbl_init_data4[22] = {
	0x06af56cd, 0x059acc7b, 0x04ce6652, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819,
	0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x06af56cd, 0x059acc7b, 0x04ce6652,
	0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819,
	0x02b15819
};

static uint32 rom_maj36_min0_scalarTable0_phytbl_init_data5[64] = {
	0x0b5e002d, 0x0ae2002f, 0x0a3b0032, 0x09a70035, 0x09220038, 0x08ab003b, 0x081f003f,
	0x07a20043, 0x07340047, 0x06d2004b, 0x067a004f, 0x06170054, 0x05bf0059, 0x0571005e,
	0x051e0064, 0x04d3006a, 0x04910070, 0x044c0077, 0x040f007e, 0x03d90085, 0x03a1008d,
	0x036f0095, 0x033d009e, 0x030b00a8, 0x02e000b2, 0x02b900bc, 0x029200c7, 0x026d00d3,
	0x024900e0, 0x022900ed, 0x020a00fb, 0x01ec010a, 0x01d20119, 0x01b7012a, 0x019e013c,
	0x0188014e, 0x01720162, 0x015d0177, 0x0149018e, 0x013701a5, 0x012601be, 0x011501d8,
	0x010601f4, 0x00f70212, 0x00e90231, 0x00dc0253, 0x00d00276, 0x00c4029b, 0x00b902c3,
	0x00af02ed, 0x00a50319, 0x009c0348, 0x0093037a, 0x008b03af, 0x008303e6, 0x007c0422,
	0x00750460, 0x006e04a3, 0x006804e9, 0x00620533, 0x005d0582, 0x005805d6, 0x0053062e,
	0x004e068c
};

static uint32 rom_maj36_min0_sgiAdjustTbl_phytbl_init_data6[48] = {
	0x00100101, 0x10100111, 0x10110010, 0x11010111, 0x10022000, 0x01200021, 0x11202312,
	0x01110100, 0x10111010, 0x00010010, 0x11001010, 0x12111200, 0x21210111, 0x11410200,
	0x00101001, 0x10100001, 0x10011111, 0x11001011, 0x22222001, 0x01112212, 0x11112144,
	0x00110100, 0x01101101, 0x01100000, 0x10110100, 0x00020021, 0x20211022, 0x01103442,
	0x01011110, 0x01110100, 0x10111010, 0x11000000, 0x21000202, 0x21011112, 0x11001314,
	0x11001010, 0x10111110, 0x10010101, 0x02110011, 0x11101022, 0x24211201, 0x00011023,
	0x11100101, 0x10000100, 0x10010101, 0x22210110, 0x21112220, 0x13100222
};

static uint16 rom_maj36_min0_estPwrShftLuts0_phytbl_init_data7[40] = {
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000
};

static uint32 rom_maj36_min0_epsilonTable0_phytbl_init_data8[64] = {
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data9[1] = {
	0x002b
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data10[1] = {
	0x0028
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data11[16] = {
	0x0004, 0x0003, 0x0006, 0x0002, 0x0005, 0x0001, 0x0008, 0x002a, 0x002b, 0x000f, 0x001f,
	0x001f, 0x001f, 0x001f, 0x001f, 0x001f
};

static uint16 rom_maj36_min0_RfseqBundle_phytbl_init_data12[9] = {
	0x6000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x4000, 0x0000, 0x0000
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data13[16] = {
	0x0085, 0x0001, 0x0002, 0x0008, 0x0005, 0x003d, 0x003e, 0x0006, 0x0003, 0x000f, 0x0004,
	0x0035, 0x000f, 0x00be, 0x001f, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data14[16] = {
	0x0085, 0x0004, 0x0003, 0x0006, 0x0005, 0x003d, 0x003e, 0x0002, 0x0001, 0x0008, 0x00bf,
	0x000f, 0x000f, 0x0000, 0x0000, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data15[16] = {
	0x0000, 0x0004, 0x0003, 0x0006, 0x0005, 0x0002, 0x0001, 0x0008, 0x0000, 0x0000, 0x000f,
	0x003d, 0x003e, 0x0000, 0x00bf, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data16[16] = {
	0x0008, 0x0006, 0x0006, 0x0004, 0x0004, 0x0002, 0x0004, 0x000e, 0x0026, 0x0002, 0x0005,
	0x0004, 0x00fa, 0x00fa, 0x0001, 0x0001
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data17[16] = {
	0x0008, 0x0008, 0x0004, 0x0002, 0x0002, 0x0002, 0x0002, 0x0003, 0x0004, 0x0006, 0x0004,
	0x0001, 0x0001, 0x0001, 0x0001, 0x0001
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data18[16] = {
	0x000a, 0x000c, 0x0002, 0x0002, 0x0004, 0x0004, 0x0006, 0x0001, 0x0004, 0x0001, 0x0002,
	0x000a, 0x0001, 0x0001, 0x0001, 0x0001
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data19[1] = {
	0x00e0
};

static uint32 rom_maj36_min0_RFSeqExt_phytbl_init_data20[2] = {
	0x387fb9c3, 0x7ee70ff7
};

static uint32 rom_maj36_min0_RFSeqExt_phytbl_init_data21[2] = {
	0x387db9c3, 0x76e70fb7
};

static uint32 rom_maj36_min0_RFSeqExt_phytbl_init_data22[2] = {
	0x387fb9c3, 0x7ee70ff7
};

static uint32 rom_maj36_min0_RFSeqExt_phytbl_init_data23[2] = {
	0x387db9c3, 0x76e70fb7
};

static uint16 rom_maj36_min0_RfseqBundle_phytbl_init_data24[3] = {
	0x0000, 0x0e20, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_phytbl_init_data25[3] = {
	0x0000, 0x0400, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_phytbl_init_data26[3] = {
	0x0000, 0x0020, 0x0000
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data27[16] = {
	0x0000, 0x0001, 0x0005, 0x0008, 0x0002, 0x0006, 0x0003, 0x000f, 0x0004, 0x0035, 0x000f,
	0x0000, 0x0000, 0x0036, 0x0080, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data28[16] = {
	0x0008, 0x0006, 0x0006, 0x0004, 0x0006, 0x0010, 0x0026, 0x0002, 0x0006, 0x0004, 0x02a8,
	0x0001, 0x0001, 0x0001, 0x0001, 0x0001
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data29[1] = {
	0x00ff
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data30[1] = {
	0x00ff
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data31[1] = {
	0x00a8
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data32[16] = {
	0x0001, 0x0002, 0x0008, 0x0005, 0x003d, 0x0006, 0x0003, 0x000f, 0x0004, 0x003e, 0x0035,
	0x000f, 0x0000, 0x0086, 0x0036, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data33[16] = {
	0x0006, 0x0006, 0x0004, 0x0004, 0x0002, 0x0010, 0x0026, 0x0002, 0x0005, 0x0001, 0x0004,
	0x00fa, 0x00fa, 0x0088, 0x0001, 0x0001
};

static uint16 rom_maj36_min0_RFSeq_phytbl_init_data34[1] = {
	0x0004
};

static phytbl_t rom_maj36_min0_phytbl_init_phy_tbl_seq0[35] = {
	{ACPHY_TBL_ID_TXEVMTBL, 38, 0x0, 8, rom_maj36_min0_TxEvmTbl_phytbl_init_data0},
	{ACPHY_TBL_ID_NVRXEVMSHAPINGTBL, 64, 0x0, 8,
	rom_maj36_min0_NvRxEvmShapingTbl_phytbl_init_data1},
	{ACPHY_TBL_ID_NVNOISESHAPINGTBL, 64, 0x0, 8,
	rom_maj36_min0_NvNoiseShapingTbl_phytbl_init_data2},
	{ACPHY_TBL_ID_NVADJTBL, 64, 0x0, 32, rom_maj36_min0_NvAdjTbl_phytbl_init_data3},
	{ACPHY_TBL_ID_PHASETRACKTBL_1X1, 22, 0x0, 32,
	rom_maj36_min0_PhaseTrackTbl_1x1_phytbl_init_data4},
	{ACPHY_TBL_ID_SCALARTABLE0, 64, 0x0, 32, rom_maj36_min0_scalarTable0_phytbl_init_data5},
	{ACPHY_TBL_ID_SGIADJUSTTBL, 48, 0x0, 32, rom_maj36_min0_sgiAdjustTbl_phytbl_init_data6},
	{ACPHY_TBL_ID_ESTPWRSHFTLUTS0, 40, 0x0, 16,
	rom_maj36_min0_estPwrShftLuts0_phytbl_init_data7},
	{ACPHY_TBL_ID_EPSILONTABLE0, 64, 0x0, 32, rom_maj36_min0_epsilonTable0_phytbl_init_data8},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe8, 16, rom_maj36_min0_RFSeq_phytbl_init_data9},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe7, 16, rom_maj36_min0_RFSeq_phytbl_init_data10},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x20, 16, rom_maj36_min0_RFSeq_phytbl_init_data11},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 3, 0x4, 48, rom_maj36_min0_RfseqBundle_phytbl_init_data12},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x0, 16, rom_maj36_min0_RFSeq_phytbl_init_data13},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x10, 16, rom_maj36_min0_RFSeq_phytbl_init_data14},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x20, 16, rom_maj36_min0_RFSeq_phytbl_init_data15},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x70, 16, rom_maj36_min0_RFSeq_phytbl_init_data16},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x80, 16, rom_maj36_min0_RFSeq_phytbl_init_data17},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x90, 16, rom_maj36_min0_RFSeq_phytbl_init_data18},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x145, 16, rom_maj36_min0_RFSeq_phytbl_init_data19},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x0, 64, rom_maj36_min0_RFSeqExt_phytbl_init_data20},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x6, 64, rom_maj36_min0_RFSeqExt_phytbl_init_data21},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x0, 64, rom_maj36_min0_RFSeqExt_phytbl_init_data22},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x6, 64, rom_maj36_min0_RFSeqExt_phytbl_init_data23},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x3e, 48, rom_maj36_min0_RfseqBundle_phytbl_init_data24},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x3f, 48, rom_maj36_min0_RfseqBundle_phytbl_init_data25},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x0, 48, rom_maj36_min0_RfseqBundle_phytbl_init_data26},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x0, 16, rom_maj36_min0_RFSeq_phytbl_init_data27},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x70, 16, rom_maj36_min0_RFSeq_phytbl_init_data28},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7a, 16, rom_maj36_min0_RFSeq_phytbl_init_data29},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7b, 16, rom_maj36_min0_RFSeq_phytbl_init_data30},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7c, 16, rom_maj36_min0_RFSeq_phytbl_init_data31},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x0, 16, rom_maj36_min0_RFSeq_phytbl_init_data32},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x70, 16, rom_maj36_min0_RFSeq_phytbl_init_data33},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7d, 16, rom_maj36_min0_RFSeq_phytbl_init_data34}
};

/* Chan spec PHY register ram sequence arrays */
static adp_t ram_maj36_min0_chanspec_phy_reg_seq0[158] = {
	{ACPHY_ChannelControl(36), 0xdead},
	{ACPHY_sdfeClkGatingCtrl(36), 0xdead},
	{ACPHY_fineclockgatecontrol(36), 0xdead},
	{ACPHY_TxResamplerMuDelta0l(36), 0xdead},
	{ACPHY_TxResamplerMuDelta0u(36), 0xdead},
	{ACPHY_TxResamplerMuDeltaInit0l(36), 0xdead},
	{ACPHY_TxResamplerMuDeltaInit0u(36), 0xdead},
	{ACPHY_TxResamplerEnable0(36), 0xdead},
	{ACPHY_TxPwrCtrlCmd(36), 0xdead},
	{ACPHY_PapdEnable0(36), 0xdead},
	{ACPHY_rf_pwr_ovrd0(36), 0xdead},
	{ACPHY_bOverAGParams(36), 0xdead},
	{ACPHY_CRSMiscellaneousParam(36), 0xdead},
	{ACPHY_FSTRMetricTh(36), 0xdead},
	{ACPHY_energydroptimeoutLen(36), 0xdead},
	{ACPHY_FemCtrl(36), 0xdead},
	{ACPHY_RfctrlOverrideLpfCT0(36), 0xdead},
	{ACPHY_RfctrlCoreLpfCT0(36), 0xdead},
	{ACPHY_TssiEnRate(36), 0xdead},
	{ACPHY_crsminpowerl0(36), 0xdead},
	{ACPHY_crsminpoweruSub10(36), 0xdead},
	{ACPHY_crsminpowerlSub10(36), 0xdead},
	{ACPHY_crsmfminpowerl0(36), 0xdead},
	{ACPHY_crsmfminpoweruSub10(36), 0xdead},
	{ACPHY_crsmfminpowerlSub10(36), 0xdead},
	{ACPHY_Core0FastAgcClipCntTh(36), 0xdead},
	{ACPHY_RfctrlCoreAfeCfg20(36), 0xdead},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0xdead},
	{ACPHY_nonpaydecodetimeoutlen(36), 0xdead},
	{ACPHY_timeoutEn(36), 0xdead},
	{ACPHY_defer_setClip1_CtrLen(36), 0xdead},
	{ACPHY_defer_setClip2_CtrLen(36), 0xdead},
	{ACPHY_rxFarrowDriftPeriod(36), 0xdead},
	{ACPHY_rxFarrowCtrl(36), 0xdead},
	{ACPHY_rxFarrowDeltaPhase_lo(36), 0xdead},
	{ACPHY_rxFarrowDeltaPhase_hi(36), 0xdead},
	{ACPHY_lbFarrowCtrl(36), 0xdead},
	{ACPHY_lbFarrowDeltaPhase_lo(36), 0xdead},
	{ACPHY_lbFarrowDeltaPhase_hi(36), 0xdead},
	{ACPHY_lbFarrowDriftPeriod(36), 0xdead},
	{ACPHY_BW2(36), 0xdead},
	{ACPHY_BW5(36), 0xdead},
	{ACPHY_crsacidetectThreshl(36), 0xdead},
	{ACPHY_crsacidetectThreshlSub1(36), 0xdead},
	{ACPHY_crsacidetectThreshu(36), 0xdead},
	{ACPHY_crsacidetectThreshuSub1(36), 0xdead},
	{ACPHY_RxControl(36), 0xdead},
	{ACPHY_bphyaciPwrThresh0(36), 0xdead},
	{ACPHY_bphyaciPwrThresh1(36), 0xdead},
	{ACPHY_bphyaciPwrThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh0(36), 0xdead},
	{ACPHY_bphyaciThresh1(36), 0xdead},
	{ACPHY_bphyaciThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh3(36), 0xdead},
	{ACPHY_bphyTest(36), 0xdead},
	{ACPHY_txfiltbphy20in20st0a1(36), 0xdead},
	{ACPHY_txfiltbphy20in20st0a2(36), 0xdead},
	{ACPHY_txfiltbphy20in20st0n(36), 0xdead},
	{ACPHY_txfiltbphy20in20st1a1(36), 0xdead},
	{ACPHY_txfiltbphy20in20st1a2(36), 0xdead},
	{ACPHY_txfiltbphy20in20st1n(36), 0xdead},
	{ACPHY_txfiltbphy20in20st2a1(36), 0xdead},
	{ACPHY_txfiltbphy20in20st2a2(36), 0xdead},
	{ACPHY_txfiltbphy20in20st2n(36), 0xdead},
	{ACPHY_txfiltbphy20in20finescale(36), 0xdead},
	{ACPHY_ClassifierCtrl2(36), 0xdead},
	{ACPHY_PktAbortCounterClr(36), 0xdead},
	{ACPHY_Core0_BPHY_TargetVar_log2_pt8us(36), 0xdead},
	{ACPHY_PktAbortCtrl(36), 0xdead},
	{ACPHY_PktAbortSupportedStates(36), 0xdead},
	{ACPHY_BphyAbortExitCtrl(36), 0xdead},
	{ACPHY_RxMacifMode(36), 0xdead},
	{ACPHY_PREMPT_per_pkt_en0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_nominal_clip_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_nominal_clip_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_large_gain_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_large_gain_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_nominal_clip_cnt_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_low_power_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_low_power_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_fineRxclockgatecontrol(36), 0xdead},
	{ACPHY_Core0_lna1BypVals(36), 0xdead},
	{ACPHY_AfePuCtrl(36), 0xdead},
	{ACPHY_SlnaControl(36), 0xdead},
	{ACPHY_Core0_TRLossValue(36), 0xdead},
	{ACPHY_Core0HpFBw(36), 0xdead},
	{ACPHY_Core0DSSScckPktGain(36), 0xdead},
	{ACPHY_Core0InitGainCodeA(36), 0xdead},
	{ACPHY_Core0InitGainCodeB(36), 0xdead},
	{ACPHY_Core0clipHiGainCodeA(36), 0xdead},
	{ACPHY_Core0clipHiGainCodeB(36), 0xdead},
	{ACPHY_Core0clipmdGainCodeA(36), 0xdead},
	{ACPHY_Core0clipmdGainCodeB(36), 0xdead},
	{ACPHY_Core0clip2GainCodeA(36), 0xdead},
	{ACPHY_Core0clip2GainCodeB(36), 0xdead},
	{ACPHY_Core0cliploGainCodeA(36), 0xdead},
	{ACPHY_Core0cliploGainCodeB(36), 0xdead},
	{ACPHY_Core0RssiClipMuxSel(36), 0xdead},
	{ACPHY_defer_carrier_search_ctr(36), 0xdead},
	{ACPHY_ADC_PreClip_Enable(36), 0xdead},
	{ACPHY_Core0PreClip1Threshold(36), 0xdead},
	{ACPHY_Core0PreClip2Threshold(36), 0xdead},
	{ACPHY_ADC_PreClip1_CtrLen(36), 0xdead},
	{ACPHY_ADC_PreClip2_CtrLen(36), 0xdead},
	{ACPHY_singleShotAgcCtrl1(36), 0xdead},
	{ACPHY_Core0computeGainInfo(36), 0xdead},
	{ACPHY_Core0Clip2Threshold(36), 0xdead},
	{ACPHY_singleShotAgcCtrl(36), 0xdead},
	{ACPHY_Core0SsAgcW1ClipCntTh(36), 0xdead},
	{ACPHY_Core0SsAgcW2ClipCntTh(36), 0xdead},
	{ACPHY_Core0SsAgcNbClipCntTh1(36), 0xdead},
	{ACPHY_BBConfig(36), 0xdead},
	{ACPHY_RfseqMode(36), 0xdead},
	{ACPHY_RfseqTrigger(36), 0xdead},
	{ACPHY_TSSIMode(36), 0xdead},
	{ACPHY_RxSdFeConfig1(36), 0xdead},
	{ACPHY_RfctrlCoreAuxTssi10(36), 0xdead},
	{ACPHY_RfctrlOverrideAuxTssi0(36), 0xdead},
	{ACPHY_TxPwrCtrlNnum(36), 0xdead},
	{ACPHY_TxPwrCtrlDamping(36), 0xdead},
	{ACPHY_TssiAccumCtrl(36), 0xdead},
	{ACPHY_TssiAccumCtrlcck(36), 0xdead},
	{ACPHY_perPktIdleTssiCtrl(36), 0xdead},
	{ACPHY_TxPwrCtrl_Multi_Mode0(36), 0xdead},
	{ACPHY_TxPwrCtrlTargetPwr_path0(36), 0xdead},
	{ACPHY_TxPwrCtrlInit_path0(36), 0xdead},
	{ACPHY_EpsilonTableAdjust0(36), 0xdead},
	{ACPHY_rf_pwr_cnvr_fctr0(36), 0xdead},
	{ACPHY_cordicscl(36), 0xdead},
	{ACPHY_V00(36), 0xdead},
	{ACPHY_log_step(36), 0xdead},
	{ACPHY_et_en0(36), 0xdead},
	{ACPHY_et_delay_offset0(36), 0xdead},
	{ACPHY_fdf_delay0(36), 0xdead},
	{ACPHY_forceFront0(36), 0xdead},
	{ACPHY_RfctrlCoreAfeCfg10(36), 0xdead},
	{ACPHY_chnsmCtrl0(36), 0xdead},
	{ACPHY_chnsmCtrl1(36), 0xdead},
	{ACPHY_BphyControl3(36), 0xdead},
	{ACPHY_miscSigCtrl(36), 0xdead},
	{ACPHY_ultra_low_pwr(36), 0xdead},
	{ACPHY_DSSF_C_CTRL(36), 0xdead},
	{ACPHY_ACI_Detect_CTRL(36), 0xdead},
	{ACPHY_ACI_Mitigation_CTRL(36), 0xdead},
	{ACPHY_RxFeCtrl1(36), 0xdead},
	{ACPHY_TxPwrCtrlTargetPwr_path0(36), 0xdead},
	{ACPHY_bphyaciPwrThresh0(36), 0xdead},
	{ACPHY_bphyaciPwrThresh1(36), 0xdead},
	{ACPHY_bphyaciPwrThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh0(36), 0xdead},
	{ACPHY_bphyaciThresh1(36), 0xdead},
	{ACPHY_bphyaciThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh3(36), 0xdead}
};

/* Chan spec PHY table ram data arrays */
static uint16 ram_maj36_min0_gainCtrlbbMultLuts0_chanspec_data0[384] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data1[1] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data2[1] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data3[1] = { 0 };

static uint16 ram_maj36_min0_rfPwrLuts0_chanspec_data4[128] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data5[8] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data6[8] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data7[8] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data8[8] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data9[8] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data10[8] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data11[1] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data12[1] = { 0 };

static uint8 ram_maj36_min0_lnaRoutLUT_chanspec_data13[1] = { 0 };

static uint8 ram_maj36_min0_lnaRoutLUT_chanspec_data14[6] = { 0 };

static uint8 ram_maj36_min0_lnaRoutLUT_chanspec_data15[6] = { 0 };

static uint8 ram_maj36_min0_lnaRoutLUT_chanspec_data16[7] = { 0 };

static uint8 ram_maj36_min0_Gain0_chanspec_data17[2] = { 0 };

static uint8 ram_maj36_min0_Gain0_chanspec_data18[6] = { 0 };

static uint8 ram_maj36_min0_Gain0_chanspec_data19[4] = { 0 };

static uint8 ram_maj36_min0_Gain0_chanspec_data20[12] = { 0 };

static uint8 ram_maj36_min0_Gain0_chanspec_data21[6] = { 0 };

static uint8 ram_maj36_min0_Gain0_chanspec_data22[6] = { 0 };

static uint8 ram_maj36_min0_GainBits0_chanspec_data23[12] = { 0 };

static uint8 ram_maj36_min0_GainBits0_chanspec_data24[2] = { 0 };

static uint8 ram_maj36_min0_GainBits0_chanspec_data25[1] = { 0 };

static uint8 ram_maj36_min0_GainBits0_chanspec_data26[4] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data27[2] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data28[6] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data29[4] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data30[12] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data31[2] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data32[6] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data33[4] = { 0 };

static uint8 ram_maj36_min0_GainLimit0_chanspec_data34[12] = { 0 };

static uint8 ram_maj36_min0_GainBits0_chanspec_data35[7] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data36[1] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data37[1] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data38[1] = { 0 };

static uint16 ram_maj36_min0_RFSeq_chanspec_data39[1] = { 0 };

static uint16 ram_maj36_min0_etmfTable0_chanspec_data40[256] = { 0 };

static uint16 ram_maj36_min0_FEMCtrlLUT_chanspec_data41[256] = { 0 };

static uint8 ram_maj36_min0_AntSwCtrlLUT_chanspec_data42[48] = { 0 };

static uint8 ram_maj36_min0_lnaRoutLUT_chanspec_data43[1] = { 0 };

static phytbl_t ram_maj36_min0_chanspec_phy_tbl_seq0[44] = {
	{ACPHY_TBL_ID_GAINCTRLBBMULTLUTS0, 128, 0x0, 48,
	ram_maj36_min0_gainCtrlbbMultLuts0_chanspec_data0},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x100, 16, ram_maj36_min0_RFSeq_chanspec_data1},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x103, 16, ram_maj36_min0_RFSeq_chanspec_data2},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x106, 16, ram_maj36_min0_RFSeq_chanspec_data3},
	{ACPHY_TBL_ID_RFPWRLUTS0, 128, 0x0, 16, ram_maj36_min0_rfPwrLuts0_chanspec_data4},
	{ACPHY_TBL_ID_RFSEQ, 8, 0x30, 16, ram_maj36_min0_RFSeq_chanspec_data5},
	{ACPHY_TBL_ID_RFSEQ, 8, 0xa0, 16, ram_maj36_min0_RFSeq_chanspec_data6},
	{ACPHY_TBL_ID_RFSEQ, 8, 0x40, 16, ram_maj36_min0_RFSeq_chanspec_data7},
	{ACPHY_TBL_ID_RFSEQ, 8, 0xb0, 16, ram_maj36_min0_RFSeq_chanspec_data8},
	{ACPHY_TBL_ID_RFSEQ, 8, 0x50, 16, ram_maj36_min0_RFSeq_chanspec_data9},
	{ACPHY_TBL_ID_RFSEQ, 8, 0xc0, 16, ram_maj36_min0_RFSeq_chanspec_data10},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x3cd, 16, ram_maj36_min0_RFSeq_chanspec_data11},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x3cf, 16, ram_maj36_min0_RFSeq_chanspec_data12},
	{ACPHY_TBL_ID_LNAROUTLUT, 1, 0x6, 8, ram_maj36_min0_lnaRoutLUT_chanspec_data13},
	{ACPHY_TBL_ID_LNAROUTLUT, 6, 0x0, 8, ram_maj36_min0_lnaRoutLUT_chanspec_data14},
	{ACPHY_TBL_ID_LNAROUTLUT, 6, 0x8, 8, ram_maj36_min0_lnaRoutLUT_chanspec_data15},
	{ACPHY_TBL_ID_LNAROUTLUT, 7, 0x10, 8, ram_maj36_min0_lnaRoutLUT_chanspec_data16},
	{ACPHY_TBL_ID_GAIN0, 2, 0x0, 8, ram_maj36_min0_Gain0_chanspec_data17},
	{ACPHY_TBL_ID_GAIN0, 6, 0x8, 8, ram_maj36_min0_Gain0_chanspec_data18},
	{ACPHY_TBL_ID_GAIN0, 4, 0x10, 8, ram_maj36_min0_Gain0_chanspec_data19},
	{ACPHY_TBL_ID_GAIN0, 12, 0x20, 8, ram_maj36_min0_Gain0_chanspec_data20},
	{ACPHY_TBL_ID_GAIN0, 6, 0x60, 8, ram_maj36_min0_Gain0_chanspec_data21},
	{ACPHY_TBL_ID_GAIN0, 6, 0x70, 8, ram_maj36_min0_Gain0_chanspec_data22},
	{ACPHY_TBL_ID_GAINBITS0, 12, 0x20, 8, ram_maj36_min0_GainBits0_chanspec_data23},
	{ACPHY_TBL_ID_GAINBITS0, 2, 0x0, 8, ram_maj36_min0_GainBits0_chanspec_data24},
	{ACPHY_TBL_ID_GAINBITS0, 1, 0x73, 8, ram_maj36_min0_GainBits0_chanspec_data25},
	{ACPHY_TBL_ID_GAINBITS0, 4, 0x10, 8, ram_maj36_min0_GainBits0_chanspec_data26},
	{ACPHY_TBL_ID_GAINLIMIT0, 2, 0x0, 8, ram_maj36_min0_GainLimit0_chanspec_data27},
	{ACPHY_TBL_ID_GAINLIMIT0, 6, 0x8, 8, ram_maj36_min0_GainLimit0_chanspec_data28},
	{ACPHY_TBL_ID_GAINLIMIT0, 4, 0x10, 8, ram_maj36_min0_GainLimit0_chanspec_data29},
	{ACPHY_TBL_ID_GAINLIMIT0, 12, 0x20, 8, ram_maj36_min0_GainLimit0_chanspec_data30},
	{ACPHY_TBL_ID_GAINLIMIT0, 2, 0x40, 8, ram_maj36_min0_GainLimit0_chanspec_data31},
	{ACPHY_TBL_ID_GAINLIMIT0, 6, 0x48, 8, ram_maj36_min0_GainLimit0_chanspec_data32},
	{ACPHY_TBL_ID_GAINLIMIT0, 4, 0x50, 8, ram_maj36_min0_GainLimit0_chanspec_data33},
	{ACPHY_TBL_ID_GAINLIMIT0, 12, 0x60, 8, ram_maj36_min0_GainLimit0_chanspec_data34},
	{ACPHY_TBL_ID_GAINBITS0, 7, 0x8, 8, ram_maj36_min0_GainBits0_chanspec_data35},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xf9, 16, ram_maj36_min0_RFSeq_chanspec_data36},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xf6, 16, ram_maj36_min0_RFSeq_chanspec_data37},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x13c, 16, ram_maj36_min0_RFSeq_chanspec_data38},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x4d0, 16, ram_maj36_min0_RFSeq_chanspec_data39},
	{ACPHY_TBL_ID_ETMFTABLE0, 256, 0x0, 16, ram_maj36_min0_etmfTable0_chanspec_data40},
	{ACPHY_TBL_ID_FEMCTRLLUT, 256, 0, 16, ram_maj36_min0_FEMCtrlLUT_chanspec_data41},
	{ACPHY_TBL_ID_ANTSWCTRLLUT, 48, 0, 8, ram_maj36_min0_AntSwCtrlLUT_chanspec_data42},
	{ACPHY_TBL_ID_LNAROUTLUT, 1, 0xe, 8, ram_maj36_min0_lnaRoutLUT_chanspec_data43}
};

/* Cal cache PHY register ram sequence arrays */
static adp_t ram_maj36_min0_calcache_phy_reg_seq0[46] = {
	{ACPHY_Core1RxIQCompA0(36), 0xdead},
	{ACPHY_Core1RxIQCompB0(36), 0xdead},
	{ACPHY_rxfdiqImbN_offcenter_scale(36), 0xdead},
	{ACPHY_rxfdiqImbCompCtrl(36), 0xdead},
	{ACPHY_fdiqi_rx_comp_Nshift_out(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c0(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c1(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c2(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c3(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c4(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c5(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c6(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c7(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c8(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c9(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c10(36), 0xdead},
	{ACPHY_crsminpoweru0(36), 0xdead},
	{ACPHY_crsmfminpoweru0(36), 0xdead},
	{ACPHY_NapCtrl(36), 0xdead},
	{ACPHY_nap_dis_dco_ctrl(36), 0xdead},
	{ACPHY_dccal_control_160(36), 0xdead},
	{ACPHY_dccal_control_140(36), 0xdead},
	{ACPHY_dccal_control_70(36), 0xdead},
	{ACPHY_dccal_common(36), 0xdead},
	{ACPHY_dccal_control_170(36), 0xdead},
	{ACPHY_dccal_control_10(36), 0xdead},
	{ACPHY_dccal_control_80(36), 0xdead},
	{ACPHY_dccal_control0(36), 0xdead},
	{ACPHY_dccal_control_10(36), 0xdead},
	{ACPHY_dccal_control_90(36), 0xdead},
	{ACPHY_idacc_update_hw_reset_len(36), 0xdead},
	{ACPHY_dccal_control_330(36), 0xdead},
	{ACPHY_dccal_control_340(36), 0xdead},
	{ACPHY_dccal_control_420(36), 0xdead},
	{ACPHY_TxPwrCtrlIdleTssi_path0(36), 0xdead},
	{ACPHY_nap_dis_dco_ctrl(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_1(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_1(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_2(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_2(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_3(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_3(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_4(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_4(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_5(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_5(36), 0xdead}
};

/* Cal cache PHY table ram data arrays */
static uint16 ram_maj36_min0_iqloCaltbl0_calcache_data0[3] = { 0 };

static uint16 ram_maj36_min0_iqloCaltbl0_calcache_data1[3] = { 0 };

static uint32 ram_maj36_min0_epsilonTable0_calcache_data2[128] = { 0 };

static uint16 ram_maj36_min0_estPwrLuts0_calcache_data3[128] = { 0 };

static uint16 ram_maj36_min0_estPwrShftLuts0_calcache_data4[1] = { 0 };

static uint16 ram_maj36_min0_estPwrShftLuts0_calcache_data5[1] = { 0 };

static uint32 ram_maj36_min0_dcoe_table0_calcache_data6[36] = { 0 };

static uint32 ram_maj36_min0_idac_table0_calcache_data7[24] = { 0 };

static uint16 ram_maj36_min0_idac_gmap0_calcache_data8[24] = { 0 };

static uint32 ram_maj36_min0_RssiClipGain0_calcache_data9[19] = { 0 };

static uint8 ram_maj36_min0_RssiClip2Gain0_calcache_data10[247] = { 0 };

static phytbl_t ram_maj36_min0_calcache_phy_tbl_seq0[11] = {
	{ACPHY_TBL_ID_IQLOCALTBL0, 3, 96, 16, ram_maj36_min0_iqloCaltbl0_calcache_data0},
	{ACPHY_TBL_ID_IQLOCALTBL0, 3, 112, 16, ram_maj36_min0_iqloCaltbl0_calcache_data1},
	{ACPHY_TBL_ID_EPSILONTABLE0, 128, 0, 32, ram_maj36_min0_epsilonTable0_calcache_data2},
	{ACPHY_TBL_ID_ESTPWRLUTS0, 128, 0, 16, ram_maj36_min0_estPwrLuts0_calcache_data3},
	{ACPHY_TBL_ID_ESTPWRSHFTLUTS0, 1, 3, 16, ram_maj36_min0_estPwrShftLuts0_calcache_data4},
	{ACPHY_TBL_ID_ESTPWRSHFTLUTS0, 1, 17, 16, ram_maj36_min0_estPwrShftLuts0_calcache_data5},
	{ACPHY_TBL_ID_DCOE_TABLE0, 36, 0, 32, ram_maj36_min0_dcoe_table0_calcache_data6},
	{ACPHY_TBL_ID_IDAC_TABLE0, 24, 0, 32, ram_maj36_min0_idac_table0_calcache_data7},
	{ACPHY_TBL_ID_IDAC_GMAP0, 24, 0, 16, ram_maj36_min0_idac_gmap0_calcache_data8},
	{ACPHY_TBL_ID_RSSICLIPGAIN0, 19, 0, 32, ram_maj36_min0_RssiClipGain0_calcache_data9},
	{ACPHY_TBL_ID_RSSICLIP2GAIN0, 247, 0, 8, ram_maj36_min0_RssiClip2Gain0_calcache_data10}
};

/* acphy_beDeaf sequence array */
static adp_t rom_maj36_min0_beDeaf_phy_reg_seq0[7] = {
	{ACPHY_ClassifierCtrl(36), 0x0df4},
	{ACPHY_Core0computeGainInfo(36), 0x4060},
	{ACPHY_crsControlu(36), 0x002c},
	{ACPHY_crsControll(36), 0x002c},
	{ACPHY_crsControluSub1(36), 0x002c},
	{ACPHY_crsControllSub1(36), 0x002c},
	{ACPHY_ed_crsEn(36), 0x0000}
};

/* acphy_returnFromDeaf sequence array */
static adp_t rom_maj36_min0_retFrmDeaf_phy_reg_seq0[7] = {
	{ACPHY_ClassifierCtrl(36), 0x0df7},
	{ACPHY_Core0computeGainInfo(36), 0x0060},
	{ACPHY_crsControlu(36), 0x003c},
	{ACPHY_crsControll(36), 0x003c},
	{ACPHY_crsControluSub1(36), 0x003c},
	{ACPHY_crsControllSub1(36), 0x003c},
	{ACPHY_ed_crsEn(36), 0x0fff}
};

/* table access setup sequence array */
static adp_t rom_maj36_min0_tbl_access_setup_phy_reg_seq0[6] = {
	{ACPHY_FCBSstallCtrl(36), 0x0001},
	{ACPHY_adc_clock_from_bbpll(36), 0x0001},
	{ACPHY_adc_clock_from_bbpll(36), 0x0003},
	{ACPHY_adc_clock_from_bbpll(36), 0x0007},
	{ACPHY_adc_clock_from_bbpll(36), 0x0005},
	{ACPHY_adc_clock_from_bbpll(36), 0x0004}
};

/* table access cleanup sequence array */
static adp_t rom_maj36_min0_tbl_access_cleanup_phy_reg_seq0[2] = {
	{ACPHY_adc_clock_from_bbpll(36), 0x0000},
	{ACPHY_FCBSstallCtrl(36), 0x0000}
};

/* chan tune sequence array */
static d11axiiv_t ram_maj36_min0_chan_tune_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static adp_t ram_20695_maj1_min0_chan_tune_radio_reg_seq0[2] = {
	{RFP0_20695_PLL_RFVCO4(32), 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(32), 0xdead}
};

static uint16 ram_20695_maj36_min0_chan_tune_delay_seq0[1] = {
	0x000
};

static d11axiiv_t ram_maj36_min0_chan_tune_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* PHY reset sequence arrays */
static d11axiiv_t rom_maj36_min0_phy_rst_bpaccess_seq0[2] = {
	{0x18101408, 4, 0x34F}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min0_phy_rst_delay_seq0[1] = {
	0x001
};

static d11axiiv_t rom_maj36_min0_phy_rst_bpaccess_seq1[2] = {
	{0x18101408, 4, 0x347}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min0_phy_rst_delay_seq1[1] = {
	0x001
};

static d11axiiv_t rom_maj36_min0_phy_rst_bpaccess_seq2[2] = {
	{0x18101408, 4, 0x351}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min0_phy_rst_delay_seq2[1] = {
	0x001
};

static d11axiiv_t rom_maj36_min0_phy_rst_bpaccess_seq3[2] = {
	{0x18101408, 4, 0x355}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min0_phy_rst_delay_seq3[1] = {
	0x001
};

/* Napping PHY register sequence array */
static adp_t rom_maj36_min0_napping_phy_reg_seq0[16] = {
	{ACPHY_nap_len(36), 0x0040},
	{ACPHY_NapCtrl(36), 0x0100},
	{ACPHY_NapCtrl(36), 0x0140},
	{ACPHY_NapCtrl(36), 0x0160},
	{ACPHY_NapCtrl(36), 0x0170},
	{ACPHY_NapCtrl(36), 0x0170},
	{ACPHY_NapCtrl(36), 0x0174},
	{ACPHY_NapCtrl(36), 0x0175},
	{ACPHY_nap_rfctrl_prog_bits(36), 0x0007},
	{ACPHY_NapCtrl(36), 0x0575},
	{ACPHY_NapCtrl(36), 0x0775},
	{ACPHY_RfBiasControl(36), 0x219b},
	{ACPHY_RfBiasControl(36), 0x019b},
	{ACPHY_RxFeCtrl1(36), 0x0a10},
	{ACPHY_nap2cs_wait_in_reset_len(36), 0x0002},
	{ACPHY_nap_wait_in_cs_len(36), 0x000a}
};

/* Napping PHY table data arrays */
static uint16 rom_maj36_min0_RfseqBundle_napping_data0[3] = {
	0x0000, 0x1000, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data1[3] = {
	0x0000, 0x1100, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data2[3] = {
	0x0000, 0x1000, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data3[3] = {
	0x0000, 0x0000, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data4[3] = {
	0x0000, 0x1400, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data5[3] = {
	0x0000, 0x1500, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data6[3] = {
	0x0000, 0x1400, 0x0000
};

static uint16 rom_maj36_min0_RfseqBundle_napping_data7[3] = {
	0x0000, 0x0400, 0x0000
};

static uint16 rom_maj36_min0_RFSeq_napping_data8[1] = {
	0x0000
};

static uint16 rom_maj36_min0_RFSeq_napping_data9[1] = {
	0x0000
};

static uint16 rom_maj36_min0_RFSeq_napping_data10[16] = {
	0x0084, 0x0012, 0x0033, 0x00b0, 0x00b1, 0x00b2, 0x00b3, 0x001f, 0x001f, 0x001f, 0x001f,
	0x001f, 0x001f, 0x001f, 0x001f, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_napping_data11[16] = {
	0x0001, 0x0001, 0x0002, 0x0002, 0x0002, 0x0002, 0x0002, 0x0002, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000
};

static uint16 rom_maj36_min0_RFSeq_napping_data12[16] = {
	0x0084, 0x0012, 0x000f, 0x00b4, 0x00b5, 0x00b6, 0x00b7, 0x0085, 0x001f, 0x001f, 0x001f,
	0x001f, 0x001f, 0x001f, 0x001f, 0x001f
};

static uint16 rom_maj36_min0_RFSeq_napping_data13[16] = {
	0x0001, 0x0002, 0x0002, 0x0002, 0x0002, 0x0002, 0x000a, 0x0002, 0x0002, 0x0002, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000
};

static phytbl_t rom_maj36_min0_napping_phy_tbl_seq0[14] = {
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x30, 48, rom_maj36_min0_RfseqBundle_napping_data0},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x31, 48, rom_maj36_min0_RfseqBundle_napping_data1},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x32, 48, rom_maj36_min0_RfseqBundle_napping_data2},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x33, 48, rom_maj36_min0_RfseqBundle_napping_data3},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x34, 48, rom_maj36_min0_RfseqBundle_napping_data4},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x35, 48, rom_maj36_min0_RfseqBundle_napping_data5},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x36, 48, rom_maj36_min0_RfseqBundle_napping_data6},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x37, 48, rom_maj36_min0_RfseqBundle_napping_data7},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe4, 16, rom_maj36_min0_RFSeq_napping_data8},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe2, 16, rom_maj36_min0_RFSeq_napping_data9},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x400, 16, rom_maj36_min0_RFSeq_napping_data10},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x420, 16, rom_maj36_min0_RFSeq_napping_data11},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x410, 16, rom_maj36_min0_RFSeq_napping_data12},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x430, 16, rom_maj36_min0_RFSeq_napping_data13}
};

/* -------------------------------------------------------------------------------------- */
/* maj36_min0 FCBS PHY Input sequences  */

/* FCBS Radio Minipmu Power up sequence for 20695_maj1_min0 */
fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_minipmu_pwr_up[12] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_minipmu_pwrup_radio_reg_seq0},
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj36_min0_radio_minipmu_pwrup_phy_reg_seq0},
	{FCBS_RADIO_REG, 15, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_minipmu_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_minipmu_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_minipmu_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_minipmu_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_minipmu_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_minipmu_pwrup_bpaccess_seq3},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio 2G PLL Power up and VCO cal sequence for 20695_maj1_min0 */
fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_2g_pll_pwr_up[20] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 19, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq3},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq4},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq4},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq5},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq6},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_2g_pll_pwrup_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_2g_pll_pwrup_delay_seq6},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_2g_pll_pwrup_bpaccess_seq7},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio 5G PLL Power up and VCO cal sequence for 20695_maj1_min0 */
fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_5g_pll_pwr_up[20] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 17, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 18, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq3},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq4},
	{FCBS_RADIO_REG, 17, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq4},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq5},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq6},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_pwrup_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_pwrup_delay_seq6},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_pwrup_bpaccess_seq7},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio 5G PLL to 2G Power up and VCO cal sequence for 20695_maj1_min0 */
fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwr_up[30] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq3},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq4},
	{FCBS_RADIO_REG, 14, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq4},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq5},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq6},
	{FCBS_RADIO_REG, 18, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq6},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq7},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq7},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq8},
	{FCBS_RADIO_REG, 31, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq4},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq8},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq9},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq9},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq10},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min0_radio_5g_pll_to_2g_pwrup_delay_seq10},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min0_radio_5g_pll_to_2g_pwrup_bpaccess_seq11},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio Power down sequence for 20695_maj1_min0 */
fcbs_input_data_t rom_20695_maj1_min0_radio_pwr_down[4] = {
	{FCBS_PHY_REG, 7, 0, rom_maj36_min0_radio_pwrdwn_phy_reg_seq0},
	{FCBS_RADIO_REG, 28, 0, rom_20695_maj1_min0_radio_pwrdwn_radio_reg_seq0},
	{FCBS_PHY_REG, 4, 0, rom_maj36_min0_radio_pwrdwn_phy_reg_seq1},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY register rom sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_phy_reg_init[2] = {
	{FCBS_PHY_REG, 135, 0, rom_maj36_min0_phyreg_init_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY table rom sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_phy_tbl_init[2] = {
	{FCBS_PHY_TBL, 35, 0, rom_maj36_min0_phytbl_init_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Chanspec sequence array for maj36_min0 */
fcbs_input_data_t ram_maj36_min0_chanspec_phy_radio[3] = {
	{FCBS_PHY_REG, 158, 0, ram_maj36_min0_chanspec_phy_reg_seq0},
	{FCBS_PHY_TBL, 44, 0, ram_maj36_min0_chanspec_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Cal cache sequence array for maj36_min0 */
fcbs_input_data_t ram_maj36_min0_calcache_phy_radio[3] = {
	{FCBS_PHY_REG, 46, 0, ram_maj36_min0_calcache_phy_reg_seq0},
	{FCBS_PHY_TBL, 11, 0, ram_maj36_min0_calcache_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY bedeaf sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_beDeaf[2] = {
	{FCBS_PHY_REG, 7, 0, rom_maj36_min0_beDeaf_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY return from deaf sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_retFrmDeaf[2] = {
	{FCBS_PHY_REG, 7, 0, rom_maj36_min0_retFrmDeaf_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS table access setup sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_tbl_access_setup[2] = {
	{FCBS_PHY_REG, 6, 0, rom_maj36_min0_tbl_access_setup_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS table access cleanup sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_tbl_access_cleanup[2] = {
	{FCBS_PHY_REG, 2, 0, rom_maj36_min0_tbl_access_cleanup_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS chan tune sequence array for maj36_min0 */
fcbs_input_data_t ram_20695_maj1_min0_chan_tune[5] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, ram_maj36_min0_chan_tune_bpaccess_seq0},
	{FCBS_RADIO_REG, 2, 0, ram_20695_maj1_min0_chan_tune_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, ram_20695_maj36_min0_chan_tune_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, ram_maj36_min0_chan_tune_bpaccess_seq1},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY reset sequence for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_phy_rst[9] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min0_phy_rst_bpaccess_seq0},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min0_phy_rst_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min0_phy_rst_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min0_phy_rst_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min0_phy_rst_bpaccess_seq2},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min0_phy_rst_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min0_phy_rst_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min0_phy_rst_delay_seq3},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Napping sequence array for maj36_min0 */
fcbs_input_data_t rom_maj36_min0_napping[3] = {
	{FCBS_PHY_REG, 16, 0, rom_maj36_min0_napping_phy_reg_seq0},
	{FCBS_PHY_TBL, 14, 0, rom_maj36_min0_napping_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* -------------------------------------------------------------------------------------- */

/* Radio minipmu power up sequence arrays */
static d11axiiv_t dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_minipmu_pwrup_radio_reg_seq0[2] = {
	{RF0_20695_READOVERRIDES(39), 0x0001, 0x0000, 0xdead},
	{RFP0_20695_READOVERRIDES(39), 0x0001, 0x0000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_maj36_min1_radio_minipmu_pwrup_phy_reg_seq0[1] = {
	{ACPHY_RfctrlCmd(36), 0x0d82, 0x0d82, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_minipmu_pwrup_radio_reg_seq1[15] = {
	{RFP0_20695_BG_REG12(39), 0x0002, 0x0002, 0xdead},
	{RFP0_20695_LDO1P8_STAT(39), 0x0040, 0x0040, 0xdead},
	{RFP0_20695_BG_REG2(39), 0x3000, 0x2000, 0xdead},
	{RFP0_20695_BG_REG2(39), 0x3000, 0x3000, 0xdead},
	{RF0_20695_PMU_CFG1(39), 0x012a, 0x0000, 0xdead},
	{RF0_20695_PMU_CFG5(39), 0x0006, 0x0004, 0xdead},
	{RFP0_20695_BG_REG10(39), 0x006c, 0x002c, 0xdead},
	{RF0_20695_PMU_CFG5(39), 0x0006, 0x0006, 0xdead},
	{RF0_20695_PMU_CFG1(39), 0x012a, 0x0020, 0xdead},
	{RF0_20695_PMU_CFG1(39), 0x012a, 0x0028, 0xdead},
	{RF0_20695_PMU_CFG1(39), 0x012a, 0x002a, 0xdead},
	{RF0_20695_RX2G_REG4(39), 0x0002, 0x0002, 0xdead},
	{RF0_20695_RX5G_REG5(39), 0x0010, 0x0010, 0xdead},
	{RF0_20695_LDO1P65_STAT(39), 0x0100, 0x0100, 0xdead},
	{RFP0_20695_BG_REG10(39), 0x006c, 0x006c, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_minipmu_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_minipmu_pwrup_delay_seq1[1] = {
	0x03c
};

static d11axiiv_t dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_minipmu_pwrup_radio_reg_seq2[1] = {
	{RF0_20695_PMU_CFG1(39), 0x012a, 0x012a, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_minipmu_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio 2G PLL power up and VCO cal sequence arrays */
static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq0[19] = {
	{RF0_20695_PLL_CRISSCROSS_5GAS2G(39), 0x0001, 0x0000, 0xdead},
	{RFP0_20695_PLL_CRISSCROSS_5GAS2G(39), 0x0001, 0x0000, 0xdead},
	{RF0_20695_LOGEN5G_REG4(39), 0x8000, 0x0000, 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(39), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x00c0, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0100, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq1[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq1[12] = {
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x02c4, 0xdead},
	{RFP0_20695_PLL_CP1(39), 0x4000, 0x4000, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06c4, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0300, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06c6, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0b00, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06c7, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06e7, 0xdead},
	{RFP0_20695_PLL_RFVCO4(39), 0x0040, 0x0040, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x86e7, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq3[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq4[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq2[12] = {
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x0800, 0xdead},
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x0000, 0xdead},
	{RFP0_20695_PLL_CP1(39), 0x4000, 0x0000, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x0020, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL15(39), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0fc1, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq4[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq5[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq5[1] = {
	0x050
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq6[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq3[2] = {
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03c0, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq6[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq7[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio 5G PLL power up and VCO cal sequence arrays */
static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq0[17] = {
	{RF0_20695_PLL_CRISSCROSS_5GAS2G(39), 0x0001, 0x0000, 0xdead},
	{RFP0_20695_PLL_CRISSCROSS_5GAS2G(39), 0x0001, 0x0000, 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(39), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL_RFVCO4(39), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0000, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x8000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x00c0, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x0100, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq1[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq1[18] = {
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x8800, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x02c4, 0xdead},
	{RFP0_20695_PLL5G_CP1(39), 0x6000, 0x4000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x06c4, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x0300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x06c6, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x2300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x06e6, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0020, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x26e6, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x8801, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x66e6, 0xdead},
	{RFP0_20695_PLL5G_CP1(39), 0x6000, 0x6000, 0xdead},
	{RFP0_20695_PLL5G_LF6(39), 0x0001, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x6300, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x67e6, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0044, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq3[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq4[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq2[17] = {
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x0801, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CP1(39), 0x6000, 0x2000, 0xdead},
	{RF0_20695_LOGEN5G_REG4(39), 0x8000, 0x8000, 0xdead},
	{RF0_20695_LOGEN_OVR1(39), 0x0060, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0xe7e6, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x0020, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL15(39), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0fc1, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq4[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq5[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq5[1] = {
	0x050
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq6[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq3[2] = {
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03c0, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq6[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq7[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio 5G PLL to 2G power up and VCO cal sequence arrays */
static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq0[12] = {
	{RF0_20695_PLL_CRISSCROSS_5GAS2G(39), 0x0001, 0x0001, 0xdead},
	{RFP0_20695_PLL_CRISSCROSS_5GAS2G(39), 0x0001, 0x0001, 0xdead},
	{RF0_20695_LOGEN5G_REG4(39), 0x8000, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x00c0, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0100, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq0[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq1[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq2[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq1[12] = {
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x8800, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x02c4, 0xdead},
	{RFP0_20695_PLL_CP1(39), 0x4000, 0x4000, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06c4, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0300, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06c6, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x0b00, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06c7, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x06e7, 0xdead},
	{RFP0_20695_PLL_RFVCO4(39), 0x0040, 0x0040, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x86e7, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq2[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq3[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq3[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq4[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq2[14] = {
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x0800, 0xdead},
	{RFP0_20695_PLL_RFVCO2(39), 0x8800, 0x0000, 0xdead},
	{RFP0_20695_PLL_CP1(39), 0x4000, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0e41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0004, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x8000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x00c0, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0044, 0xdead},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x0100, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x00c4, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq4[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq5[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq5[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq6[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq3[18] = {
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x8800, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x02c4, 0xdead},
	{RFP0_20695_PLL5G_CP1(39), 0x6000, 0x4000, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x06c4, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x0300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x06c6, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x2300, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x06e6, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0020, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x26e6, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x8801, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x66e6, 0xdead},
	{RFP0_20695_PLL5G_CP1(39), 0x6000, 0x6000, 0xdead},
	{RFP0_20695_PLL5G_LF6(39), 0x0001, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CFG1(39), 0x6300, 0x6300, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0060, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0x67e6, 0xdead},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0044, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq6[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq7[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq7[1] = {
	0x00a
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq8[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq4[31] = {
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0044, 0x0040, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x0801, 0xdead},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x8801, 0x0001, 0xdead},
	{RFP0_20695_PLL5G_CP1(39), 0x6000, 0x2000, 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(39), 0x0040, 0x0040, 0xdead},
	{RF0_20695_LOGEN_OVR1(39), 0x0060, 0x0020, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x86e7, 0xdead},
	{RFP0_20695_PLL_CFG1(39), 0x2b00, 0x2b00, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x86e7, 0xdead},
	{RFP0_20695_PLL_RFVCO4(39), 0x0040, 0x0000, 0xdead},
	{RFP0_20695_PLL_OVR1(39), 0x86e7, 0x86e7, 0xdead},
	{RFP0_20695_PLL5G_CFG6(39), 0x0061, 0x0061, 0xdead},
	{RFP0_20695_PLL5G_OVR1(39), 0xe7e6, 0xe7e6, 0xdead},
	{RFP0_20695_PLL5G_RFVCO5(39), 0x0f00, 0x0600, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x0020, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL15(39), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL1(39), 0x0fc1, 0x0fc1, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03e0, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL15(39), 0x07ff, 0x0000, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0f41, 0xdead},
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0005, 0xdead},
	{RFP0_20695_PLL_VCOCAL1(39), 0x0fc1, 0x0fc1, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq8[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq9[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq9[1] = {
	0x050
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq10[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static phy_rad_dyn_adp_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq5[4] = {
	{RFP0_20695_PLL_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03c0, 0xdead},
	{RFP0_20695_PLL5G_VCOCAL_OVR1(39), 0x0005, 0x0004, 0xdead},
	{RFP0_20695_XTAL6(39), 0x03e0, 0x03c0, 0xdead}
};

static uint16 dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq10[1] = {
	0x000
};

static d11axiiv_t dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq11[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* Radio power down sequence arrays */
static adp_t rom_maj36_min1_radio_pwrdwn_phy_reg_seq0[7] = {
	{ACPHY_RfctrlCoreAfeCfg10(36), 0x0000},
	{ACPHY_RfctrlCoreAfeCfg20(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x1fff},
	{ACPHY_RfctrlCoreRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0xffff},
	{ACPHY_RfctrlCoreTxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideTxPus0(36), 0x01ff}
};

static adp_t rom_20695_maj2_min0_radio_pwrdwn_radio_reg_seq0[28] = {
	{RFP0_20695_PLL_RFVCO4(39), 0x4386},
	{RFP0_20695_PLL_CFG1(39), 0x80a0},
	{RFP0_20695_PLL_CFG1(39), 0x80a0},
	{RFP0_20695_PLL_CFG1(39), 0x80a0},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0717},
	{RFP0_20695_PLL_CFG1(39), 0x80a0},
	{RFP0_20695_PLL5G_RFVCO2(39), 0x2010},
	{RFP0_20695_PLL5G_CFG6(39), 0x0006},
	{RFP0_20695_PLL5G_CFG1(39), 0x00a0},
	{RFP0_20695_PLL5G_CFG1(39), 0x00a0},
	{RFP0_20695_PLL5G_PFDLDO1(39), 0x0717},
	{RFP0_20695_PLL_PFDLDO1(39), 0x0717},
	{RFP0_20695_PLL5G_CFG1(39), 0x00a0},
	{RF0_20695_LOGEN5G_REG4(39), 0x0733},
	{RF0_20695_LO5GTO2G_CFG3(39), 0x0012},
	{RF0_20695_LDO1P65_STAT(39), 0x0000},
	{RF0_20695_RX2G_REG4(39), 0x0000},
	{RF0_20695_RX5G_REG5(39), 0x0002},
	{RF0_20695_PMU_CFG1(39), 0x0128},
	{RF0_20695_PMU_CFG1(39), 0x0120},
	{RF0_20695_PMU_CFG1(39), 0x0100},
	{RF0_20695_PMU_CFG5(39), 0x0004},
	{RFP0_20695_BG_REG10(39), 0x004c},
	{RF0_20695_PMU_CFG5(39), 0x0000},
	{RF0_20695_PMU_CFG1(39), 0x0000},
	{RFP0_20695_BG_REG2(39), 0xa8a2},
	{RFP0_20695_BG_REG2(39), 0x88a2},
	{RFP0_20695_LDO1P8_STAT(39), 0x0000}
};

static adp_t rom_maj36_min1_radio_pwrdwn_phy_reg_seq1[4] = {
	{ACPHY_RfctrlCmd(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideTxPus0(36), 0x0000}
};

/* PHY register rom sequence arrays */
static adp_t rom_maj36_min1_phyreg_init_phy_reg_seq0[138] = {
	{ACPHY_RfctrlIntc0(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideGains0(36), 0x0000},
	{ACPHY_RfctrlOverrideLpfCT0(36), 0x0000},
	{ACPHY_RfctrlOverrideLpfSwtch0(36), 0x0000},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideLowPwrCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideAuxTssi0(36), 0x0000},
	{ACPHY_AfectrlOverride0(36), 0x0000},
	{ACPHY_AfeClkDivOverrideCtrlN0(36), 0x0000},
	{ACPHY_RfctrlCoreTxPus0(36), 0x0080},
	{ACPHY_RfctrlOverrideTxPus0(36), 0x0180},
	{ACPHY_RfctrlOverrideAfeDivCfg0(36), 0x0000},
	{ACPHY_RfctrlOverrideETCfg0(36), 0x0000},
	{ACPHY_AfeClkDivOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_LogenOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_ETOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_RfCtrlCorePwrSw0(36), 0x0000},
	{ACPHY_dyn_radiob0(36), 0x0000},
	{ACPHY_Dac_gain0(36), 0x867f},
	{ACPHY_RfctrlOverrideNapPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideLogenBias0(36), 0x0000},
	{ACPHY_RfctrlOverrideExtraAfeDivCfg0(36), 0x0000},
	{ACPHY_Extra1AfeClkDivOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_Extra2AfeClkDivOverrideCtrl28nm0(36), 0x0000},
	{ACPHY_RfctrlCmd(36), 0x0000},
	{ACPHY_AfeClkDivOverrideCtrl(36), 0x0000},
	{ACPHY_RfctrlCoreRxPus0(36), 0x0000},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x1000},
	{ACPHY_RfctrlCoreTxPus0(36), 0x0080},
	{ACPHY_RfctrlOverrideRxPus0(36), 0x5000},
	{ACPHY_RfctrlCoreAfeCfg20(36), 0x0100},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0x0400},
	{ACPHY_RfseqMode(36), 0x0000},
	{ACPHY_RfseqMode(36), 0x0200},
	{ACPHY_RfseqMode(36), 0x0201},
	{ACPHY_RfseqMode(36), 0x0203},
	{ACPHY_RfseqTrigger(36), 0x8020},
	{ACPHY_RfseqMode(36), 0x0201},
	{ACPHY_RfseqMode(36), 0x0200},
	{ACPHY_RfseqTrigger(36), 0x8000},
	{ACPHY_AfePuCtrl(36), 0xcbff},
	{ACPHY_bOverAGParams(36), 0x5000},
	{ACPHY_HTAGCWaitCounters(36), 0x2220},
	{ACPHY_DcFiltAddress(36), 0x0615},
	{ACPHY_bphyTest(36), 0x0000},
	{ACPHY_bphyFiltBypass(36), 0x0400},
	{ACPHY_bphyFiltBypass(36), 0x0400},
	{ACPHY_CCKLMSStepSize(36), 0x0002},
	{ACPHY_BfeConfigReg1(36), 0x0008},
	{ACPHY_Core0_TargetVar_log2(36), 0x01c0},
	{ACPHY_RxSdFeConfig1(36), 0x0001},
	{ACPHY_dccal_control_10(36), 0x2219},
	{ACPHY_nvcfg2(36), 0x48f5},
	{ACPHY_crsmfminpowerl0(36), 0x3131},
	{ACPHY_crsmfminpoweru0(36), 0x3131},
	{ACPHY_crsmfminpowerl1(36), 0x3131},
	{ACPHY_crsmfminpoweru1(36), 0x3131},
	{ACPHY_crsmfminpowerl2(36), 0x0031},
	{ACPHY_crsmfminpoweru2(36), 0x0031},
	{ACPHY_crsmfminpowerlSub10(36), 0x3131},
	{ACPHY_crsmfminpowerlSub11(36), 0x3131},
	{ACPHY_crsmfminpowerlSub12(36), 0x0031},
	{ACPHY_crsmfminpoweruSub10(36), 0x3131},
	{ACPHY_crsmfminpoweruSub11(36), 0x3131},
	{ACPHY_crsmfminpoweruSub12(36), 0x0031},
	{ACPHY_crsminpowerl0(36), 0x2c31},
	{ACPHY_crsminpoweru0(36), 0x2c31},
	{ACPHY_crsminpowerl1(36), 0x2c2c},
	{ACPHY_crsminpoweru1(36), 0x2c2c},
	{ACPHY_crsminpowerl2(36), 0x002c},
	{ACPHY_crsminpoweru2(36), 0x002c},
	{ACPHY_crsminpowerlSub10(36), 0x2c31},
	{ACPHY_crsminpowerlSub11(36), 0x2c2c},
	{ACPHY_crsminpowerlSub12(36), 0x002c},
	{ACPHY_crsminpoweruSub10(36), 0x2c31},
	{ACPHY_crsminpoweruSub11(36), 0x2c2c},
	{ACPHY_crsminpoweruSub12(36), 0x002c},
	{ACPHY_crsThreshold1u(36), 0xa5eb},
	{ACPHY_crsThreshold1l(36), 0xa5eb},
	{ACPHY_crsThreshold1lSub1(36), 0xa5eb},
	{ACPHY_crsThreshold1uSub1(36), 0xa5eb},
	{ACPHY_crsminpoweroffset0(36), 0x0505},
	{ACPHY_crsminpoweroffsetSub10(36), 0x0505},
	{ACPHY_crsmfminpoweroffset0(36), 0x0505},
	{ACPHY_crsmfminpoweroffsetSub10(36), 0x0505},
	{ACPHY_Core0HpFBw(36), 0x3e9f},
	{ACPHY_Core0DSSScckPktGain(36), 0x3f00},
	{ACPHY_BfeConfigReg1(36), 0x0008},
	{ACPHY_FSTRCtrl(36), 0x07aa},
	{ACPHY_crsThreshold2u(36), 0x204d},
	{ACPHY_crshighlowpowThresholdu(36), 0x454b},
	{ACPHY_Core1TxControl(36), 0x001c},
	{ACPHY_Core0lpfQ(36), 0x0a7f},
	{ACPHY_overideDigiGain1(36), 0xff44},
	{ACPHY_cckshiftbitsRefVar(36), 0x409c},
	{ACPHY_Core0_BPHY_TargetVar_log2_pt8us(36), 0x01f6},
	{ACPHY_SyncControl(36), 0x0701},
	{ACPHY_OptionalModes(36), 0x7c81},
	{ACPHY_Core0MinMaxGain(36), 0x63f8},
	{ACPHY_clip1gainSettleLen(36), 0x0028},
	{ACPHY_SpareRegB0(36), 0x017f},
	{ACPHY_RfctrlCmd(36), 0x0002},
	{ACPHY_Logen_AfeDiv_reset_select(36), 0x311d},
	{ACPHY_forceFront0(36), 0x6000},
	{ACPHY_SpareRegB0(36), 0x037f},
	{ACPHY_SpareRegB0(36), 0x0377},
	{ACPHY_SpareReg(36), 0x48ff},
	{ACPHY_forceFront0(36), 0x6400},
	{ACPHY_forceFront0(36), 0x6600},
	{ACPHY_TSSIMode(36), 0x000c},
	{ACPHY_DmdCtrlConfig(36), 0x443b},
	{ACPHY_pktgainSettleLen(36), 0x0030},
	{ACPHY_TxMacIfHoldOff(36), 0x011a},
	{ACPHY_TxMacDelay(36), 0x03e8},
	{ACPHY_ed_crs20LAssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20LDeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20UAssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20UDeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20Lsub1AssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20Lsub1DeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20Usub1AssertThresh0(36), 0x043f},
	{ACPHY_ed_crs20Usub1DeassertThresh0(36), 0x03c0},
	{ACPHY_ed_crs20UAssertThresh1(36), 0x043f},
	{ACPHY_ed_crs20UDeassertThresh1(36), 0x03c0},
	{ACPHY_bphyTest(36), 0x0000},
	{ACPHY_forceFront0(36), 0x6200},
	{ACPHY_forceFront0(36), 0x6000},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x0010},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x0018},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x001b},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x041b},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x061b},
	{ACPHY_Core0_RSSIMuxSel2(36), 0x06db},
	{ACPHY_femctrl_override_control_reg(36), 0x0000},
	{ACPHY_RfBiasControl(36), 0x819b},
	{ACPHY_AfePuCtrl(36), 0xcbff}
};

/* PHY table rom data arrays */
static uint8 rom_maj36_min1_TxEvmTbl_phytbl_init_data0[38] = {
	0x09, 0x0e, 0x11, 0x14, 0x17, 0x1a, 0x1d, 0x20, 0x09, 0x0e, 0x11, 0x14, 0x17, 0x1a, 0x1d,
	0x20, 0x22, 0x24, 0x09, 0x0e, 0x11, 0x14, 0x17, 0x1a, 0x1d, 0x20, 0x22, 0x24, 0x09, 0x0e,
	0x11, 0x14, 0x17, 0x1a, 0x1d, 0x20, 0x22, 0x24
};

static uint8 rom_maj36_min1_NvRxEvmShapingTbl_phytbl_init_data1[64] = {
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00
};

static uint8 rom_maj36_min1_NvNoiseShapingTbl_phytbl_init_data2[64] = {
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00
};

static uint32 rom_maj36_min1_NvAdjTbl_phytbl_init_data3[64] = {
	0x00000000, 0x00400844, 0x00300633, 0x00200422, 0x00100211, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000100, 0x00000200, 0x00000311, 0x00000422, 0x00100533, 0x00200644, 0x00300700,
	0x00400800, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00400800, 0x00300700, 0x00200644, 0x00100533, 0x00000422, 0x00000311,
	0x00000200, 0x00000100, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00100211, 0x00200422, 0x00300633,
	0x00400844
};

static uint32 rom_maj36_min1_PhaseTrackTbl_1x1_phytbl_init_data4[22] = {
	0x06af56cd, 0x059acc7b, 0x04ce6652, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819,
	0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x06af56cd, 0x059acc7b, 0x04ce6652,
	0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819, 0x02b15819,
	0x02b15819
};

static uint32 rom_maj36_min1_scalarTable0_phytbl_init_data5[64] = {
	0x0b5e002d, 0x0ae2002f, 0x0a3b0032, 0x09a70035, 0x09220038, 0x08ab003b, 0x081f003f,
	0x07a20043, 0x07340047, 0x06d2004b, 0x067a004f, 0x06170054, 0x05bf0059, 0x0571005e,
	0x051e0064, 0x04d3006a, 0x04910070, 0x044c0077, 0x040f007e, 0x03d90085, 0x03a1008d,
	0x036f0095, 0x033d009e, 0x030b00a8, 0x02e000b2, 0x02b900bc, 0x029200c7, 0x026d00d3,
	0x024900e0, 0x022900ed, 0x020a00fb, 0x01ec010a, 0x01d20119, 0x01b7012a, 0x019e013c,
	0x0188014e, 0x01720162, 0x015d0177, 0x0149018e, 0x013701a5, 0x012601be, 0x011501d8,
	0x010601f4, 0x00f70212, 0x00e90231, 0x00dc0253, 0x00d00276, 0x00c4029b, 0x00b902c3,
	0x00af02ed, 0x00a50319, 0x009c0348, 0x0093037a, 0x008b03af, 0x008303e6, 0x007c0422,
	0x00750460, 0x006e04a3, 0x006804e9, 0x00620533, 0x005d0582, 0x005805d6, 0x0053062e,
	0x004e068c
};

static uint32 rom_maj36_min1_sgiAdjustTbl_phytbl_init_data6[48] = {
	0x00100101, 0x10100111, 0x10110010, 0x11010111, 0x10022000, 0x01200021, 0x11202312,
	0x01110100, 0x10111010, 0x00010010, 0x11001010, 0x12111200, 0x21210111, 0x11410200,
	0x00101001, 0x10100001, 0x10011111, 0x11001011, 0x22222001, 0x01112212, 0x11112144,
	0x00110100, 0x01101101, 0x01100000, 0x10110100, 0x00020021, 0x20211022, 0x01103442,
	0x01011110, 0x01110100, 0x10111010, 0x11000000, 0x21000202, 0x21011112, 0x11001314,
	0x11001010, 0x10111110, 0x10010101, 0x02110011, 0x11101022, 0x24211201, 0x00011023,
	0x11100101, 0x10000100, 0x10010101, 0x22210110, 0x21112220, 0x13100222
};

static uint16 rom_maj36_min1_estPwrShftLuts0_phytbl_init_data7[40] = {
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000
};

static uint32 rom_maj36_min1_epsilonTable0_phytbl_init_data8[64] = {
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00000000
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data9[1] = {
	0x002b
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data10[1] = {
	0x0028
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data11[16] = {
	0x0004, 0x0003, 0x0006, 0x0002, 0x0005, 0x0001, 0x0008, 0x002a, 0x002b, 0x000f, 0x001f,
	0x001f, 0x001f, 0x001f, 0x001f, 0x001f
};

static uint16 rom_maj36_min1_RfseqBundle_phytbl_init_data12[9] = {
	0x6000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x4000, 0x0000, 0x0000
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data13[16] = {
	0x0085, 0x0001, 0x0002, 0x0008, 0x0005, 0x003d, 0x003e, 0x0006, 0x0003, 0x000f, 0x0004,
	0x0035, 0x000f, 0x00be, 0x001f, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data14[16] = {
	0x0085, 0x0004, 0x0003, 0x0006, 0x0005, 0x003d, 0x003e, 0x0002, 0x0001, 0x0008, 0x00bf,
	0x000f, 0x000f, 0x0000, 0x0000, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data15[16] = {
	0x0000, 0x0004, 0x0003, 0x0006, 0x0005, 0x0002, 0x0001, 0x0008, 0x0000, 0x0000, 0x000f,
	0x003d, 0x003e, 0x0000, 0x00bf, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data16[16] = {
	0x0008, 0x0006, 0x0006, 0x0004, 0x0004, 0x0002, 0x0004, 0x000e, 0x0026, 0x0002, 0x0005,
	0x0004, 0x00fa, 0x00fa, 0x0001, 0x0001
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data17[16] = {
	0x0008, 0x0008, 0x0004, 0x0002, 0x0002, 0x0002, 0x0002, 0x0003, 0x0004, 0x0006, 0x0004,
	0x0001, 0x0001, 0x0001, 0x0001, 0x0001
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data18[16] = {
	0x000a, 0x000c, 0x0002, 0x0002, 0x0004, 0x0004, 0x0006, 0x0001, 0x0004, 0x0001, 0x0002,
	0x000a, 0x0001, 0x0001, 0x0001, 0x0001
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data19[1] = {
	0x00e0
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data20[2] = {
	0x387fb9c3, 0x7ee70ff7
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data21[2] = {
	0x387db9c3, 0x76e70fb7
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data22[2] = {
	0x387fb9c3, 0x7ee70ff7
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data23[2] = {
	0x387db9c3, 0x76e70fb7
};

static uint16 rom_maj36_min1_RfseqBundle_phytbl_init_data24[3] = {
	0x0000, 0x0e20, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_phytbl_init_data25[3] = {
	0x0000, 0x0400, 0x0000
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data26[2] = {
	0x387fb9c3, 0x7ee70ff7
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data27[2] = {
	0x387db9c1, 0x76e70fb7
};

static uint32 rom_maj36_min1_RFSeqExt_phytbl_init_data28[2] = {
	0x387db9c0, 0x76e70fb7
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data29[1] = {
	0x01ff
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data30[1] = {
	0x01cf
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data31[1] = {
	0x00e0
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data32[1] = {
	0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_phytbl_init_data33[3] = {
	0x0000, 0x0020, 0x0000
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data34[16] = {
	0x0000, 0x0001, 0x0005, 0x0008, 0x0002, 0x0006, 0x0003, 0x000f, 0x0004, 0x0035, 0x000f,
	0x0000, 0x0000, 0x0036, 0x0080, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data35[16] = {
	0x0008, 0x0006, 0x0006, 0x0004, 0x0006, 0x0010, 0x0026, 0x0002, 0x0006, 0x0004, 0x02a8,
	0x0001, 0x0001, 0x0001, 0x0001, 0x0001
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data36[1] = {
	0x00ff
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data37[1] = {
	0x00ff
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data38[1] = {
	0x00a8
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data39[16] = {
	0x0001, 0x0002, 0x0008, 0x0005, 0x003d, 0x0006, 0x0003, 0x000f, 0x0004, 0x003e, 0x0035,
	0x000f, 0x0000, 0x0086, 0x0036, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data40[16] = {
	0x0006, 0x0006, 0x0004, 0x0004, 0x0002, 0x0010, 0x0026, 0x0002, 0x0005, 0x0001, 0x0004,
	0x00fa, 0x00fa, 0x0088, 0x0001, 0x0001
};

static uint16 rom_maj36_min1_RFSeq_phytbl_init_data41[1] = {
	0x0004
};

static phytbl_t rom_maj36_min1_phytbl_init_phy_tbl_seq0[42] = {
	{ACPHY_TBL_ID_TXEVMTBL, 38, 0x0, 8, rom_maj36_min1_TxEvmTbl_phytbl_init_data0},
	{ACPHY_TBL_ID_NVRXEVMSHAPINGTBL, 64, 0x0, 8,
	rom_maj36_min1_NvRxEvmShapingTbl_phytbl_init_data1},
	{ACPHY_TBL_ID_NVNOISESHAPINGTBL, 64, 0x0, 8,
	rom_maj36_min1_NvNoiseShapingTbl_phytbl_init_data2},
	{ACPHY_TBL_ID_NVADJTBL, 64, 0x0, 32, rom_maj36_min1_NvAdjTbl_phytbl_init_data3},
	{ACPHY_TBL_ID_PHASETRACKTBL_1X1, 22, 0x0, 32,
	rom_maj36_min1_PhaseTrackTbl_1x1_phytbl_init_data4},
	{ACPHY_TBL_ID_SCALARTABLE0, 64, 0x0, 32, rom_maj36_min1_scalarTable0_phytbl_init_data5},
	{ACPHY_TBL_ID_SGIADJUSTTBL, 48, 0x0, 32, rom_maj36_min1_sgiAdjustTbl_phytbl_init_data6},
	{ACPHY_TBL_ID_ESTPWRSHFTLUTS0, 40, 0x0, 16,
	rom_maj36_min1_estPwrShftLuts0_phytbl_init_data7},
	{ACPHY_TBL_ID_EPSILONTABLE0, 64, 0x0, 32, rom_maj36_min1_epsilonTable0_phytbl_init_data8},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe8, 16, rom_maj36_min1_RFSeq_phytbl_init_data9},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe7, 16, rom_maj36_min1_RFSeq_phytbl_init_data10},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x20, 16, rom_maj36_min1_RFSeq_phytbl_init_data11},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 3, 0x4, 48, rom_maj36_min1_RfseqBundle_phytbl_init_data12},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x0, 16, rom_maj36_min1_RFSeq_phytbl_init_data13},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x10, 16, rom_maj36_min1_RFSeq_phytbl_init_data14},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x20, 16, rom_maj36_min1_RFSeq_phytbl_init_data15},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x70, 16, rom_maj36_min1_RFSeq_phytbl_init_data16},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x80, 16, rom_maj36_min1_RFSeq_phytbl_init_data17},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x90, 16, rom_maj36_min1_RFSeq_phytbl_init_data18},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x145, 16, rom_maj36_min1_RFSeq_phytbl_init_data19},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x0, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data20},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x6, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data21},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x0, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data22},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x6, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data23},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x3e, 48, rom_maj36_min1_RfseqBundle_phytbl_init_data24},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x3f, 48, rom_maj36_min1_RfseqBundle_phytbl_init_data25},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x0, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data26},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x6, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data27},
	{ACPHY_TBL_ID_RFSEQEXT, 1, 0x6, 64, rom_maj36_min1_RFSeqExt_phytbl_init_data28},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x360, 16, rom_maj36_min1_RFSeq_phytbl_init_data29},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x361, 16, rom_maj36_min1_RFSeq_phytbl_init_data30},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x145, 16, rom_maj36_min1_RFSeq_phytbl_init_data31},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x36c, 16, rom_maj36_min1_RFSeq_phytbl_init_data32},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x0, 48, rom_maj36_min1_RfseqBundle_phytbl_init_data33},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x0, 16, rom_maj36_min1_RFSeq_phytbl_init_data34},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x70, 16, rom_maj36_min1_RFSeq_phytbl_init_data35},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7a, 16, rom_maj36_min1_RFSeq_phytbl_init_data36},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7b, 16, rom_maj36_min1_RFSeq_phytbl_init_data37},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7c, 16, rom_maj36_min1_RFSeq_phytbl_init_data38},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x0, 16, rom_maj36_min1_RFSeq_phytbl_init_data39},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x70, 16, rom_maj36_min1_RFSeq_phytbl_init_data40},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x7d, 16, rom_maj36_min1_RFSeq_phytbl_init_data41}
};

/* Chan spec PHY register ram sequence arrays */
static adp_t ram_maj36_min1_chanspec_phy_reg_seq0[159] = {
	{ACPHY_ChannelControl(36), 0xdead},
	{ACPHY_sdfeClkGatingCtrl(36), 0xdead},
	{ACPHY_fineclockgatecontrol(36), 0xdead},
	{ACPHY_TxResamplerMuDelta0l(36), 0xdead},
	{ACPHY_TxResamplerMuDelta0u(36), 0xdead},
	{ACPHY_TxResamplerMuDeltaInit0l(36), 0xdead},
	{ACPHY_TxResamplerMuDeltaInit0u(36), 0xdead},
	{ACPHY_TxResamplerEnable0(36), 0xdead},
	{ACPHY_TxPwrCtrlCmd(36), 0xdead},
	{ACPHY_PapdEnable0(36), 0xdead},
	{ACPHY_rf_pwr_ovrd0(36), 0xdead},
	{ACPHY_bOverAGParams(36), 0xdead},
	{ACPHY_CRSMiscellaneousParam(36), 0xdead},
	{ACPHY_FSTRMetricTh(36), 0xdead},
	{ACPHY_energydroptimeoutLen(36), 0xdead},
	{ACPHY_FemCtrl(36), 0xdead},
	{ACPHY_RfctrlOverrideLpfCT0(36), 0xdead},
	{ACPHY_RfctrlCoreLpfCT0(36), 0xdead},
	{ACPHY_TssiEnRate(36), 0xdead},
	{ACPHY_crsminpowerl0(36), 0xdead},
	{ACPHY_crsminpoweruSub10(36), 0xdead},
	{ACPHY_crsminpowerlSub10(36), 0xdead},
	{ACPHY_crsmfminpowerl0(36), 0xdead},
	{ACPHY_crsmfminpoweruSub10(36), 0xdead},
	{ACPHY_crsmfminpowerlSub10(36), 0xdead},
	{ACPHY_Core0FastAgcClipCntTh(36), 0xdead},
	{ACPHY_RfctrlCoreAfeCfg20(36), 0xdead},
	{ACPHY_RfctrlOverrideAfeCfg0(36), 0xdead},
	{ACPHY_nonpaydecodetimeoutlen(36), 0xdead},
	{ACPHY_timeoutEn(36), 0xdead},
	{ACPHY_defer_setClip1_CtrLen(36), 0xdead},
	{ACPHY_defer_setClip2_CtrLen(36), 0xdead},
	{ACPHY_rxFarrowDriftPeriod(36), 0xdead},
	{ACPHY_rxFarrowCtrl(36), 0xdead},
	{ACPHY_rxFarrowDeltaPhase_lo(36), 0xdead},
	{ACPHY_rxFarrowDeltaPhase_hi(36), 0xdead},
	{ACPHY_lbFarrowCtrl(36), 0xdead},
	{ACPHY_lbFarrowDeltaPhase_lo(36), 0xdead},
	{ACPHY_lbFarrowDeltaPhase_hi(36), 0xdead},
	{ACPHY_lbFarrowDriftPeriod(36), 0xdead},
	{ACPHY_BW2(36), 0xdead},
	{ACPHY_BW5(36), 0xdead},
	{ACPHY_crsacidetectThreshl(36), 0xdead},
	{ACPHY_crsacidetectThreshlSub1(36), 0xdead},
	{ACPHY_crsacidetectThreshu(36), 0xdead},
	{ACPHY_crsacidetectThreshuSub1(36), 0xdead},
	{ACPHY_RxControl(36), 0xdead},
	{ACPHY_bphyaciPwrThresh0(36), 0xdead},
	{ACPHY_bphyaciPwrThresh1(36), 0xdead},
	{ACPHY_bphyaciPwrThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh0(36), 0xdead},
	{ACPHY_bphyaciThresh1(36), 0xdead},
	{ACPHY_bphyaciThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh3(36), 0xdead},
	{ACPHY_bphyTest(36), 0xdead},
	{ACPHY_txfiltbphy20in20st0a1(36), 0xdead},
	{ACPHY_txfiltbphy20in20st0a2(36), 0xdead},
	{ACPHY_txfiltbphy20in20st0n(36), 0xdead},
	{ACPHY_txfiltbphy20in20st1a1(36), 0xdead},
	{ACPHY_txfiltbphy20in20st1a2(36), 0xdead},
	{ACPHY_txfiltbphy20in20st1n(36), 0xdead},
	{ACPHY_txfiltbphy20in20st2a1(36), 0xdead},
	{ACPHY_txfiltbphy20in20st2a2(36), 0xdead},
	{ACPHY_txfiltbphy20in20st2n(36), 0xdead},
	{ACPHY_txfiltbphy20in20finescale(36), 0xdead},
	{ACPHY_ClassifierCtrl2(36), 0xdead},
	{ACPHY_PktAbortCounterClr(36), 0xdead},
	{ACPHY_Core0_BPHY_TargetVar_log2_pt8us(36), 0xdead},
	{ACPHY_PktAbortCtrl(36), 0xdead},
	{ACPHY_PktAbortSupportedStates(36), 0xdead},
	{ACPHY_BphyAbortExitCtrl(36), 0xdead},
	{ACPHY_RxMacifMode(36), 0xdead},
	{ACPHY_PREMPT_per_pkt_en0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_nominal_clip_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_nominal_clip_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_large_gain_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_large_gain_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_nominal_clip_cnt_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_low_power_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_low_power_mismatch_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0(36), 0xdead},
	{ACPHY_fineRxclockgatecontrol(36), 0xdead},
	{ACPHY_Core0_lna1BypVals(36), 0xdead},
	{ACPHY_AfePuCtrl(36), 0xdead},
	{ACPHY_SlnaControl(36), 0xdead},
	{ACPHY_Core0_TRLossValue(36), 0xdead},
	{ACPHY_Core0HpFBw(36), 0xdead},
	{ACPHY_Core0DSSScckPktGain(36), 0xdead},
	{ACPHY_Core0InitGainCodeA(36), 0xdead},
	{ACPHY_Core0InitGainCodeB(36), 0xdead},
	{ACPHY_Core0clipHiGainCodeA(36), 0xdead},
	{ACPHY_Core0clipHiGainCodeB(36), 0xdead},
	{ACPHY_Core0clipmdGainCodeA(36), 0xdead},
	{ACPHY_Core0clipmdGainCodeB(36), 0xdead},
	{ACPHY_Core0clip2GainCodeA(36), 0xdead},
	{ACPHY_Core0clip2GainCodeB(36), 0xdead},
	{ACPHY_Core0cliploGainCodeA(36), 0xdead},
	{ACPHY_Core0cliploGainCodeB(36), 0xdead},
	{ACPHY_Core0RssiClipMuxSel(36), 0xdead},
	{ACPHY_defer_carrier_search_ctr(36), 0xdead},
	{ACPHY_ADC_PreClip_Enable(36), 0xdead},
	{ACPHY_Core0PreClip1Threshold(36), 0xdead},
	{ACPHY_Core0PreClip2Threshold(36), 0xdead},
	{ACPHY_ADC_PreClip1_CtrLen(36), 0xdead},
	{ACPHY_ADC_PreClip2_CtrLen(36), 0xdead},
	{ACPHY_singleShotAgcCtrl1(36), 0xdead},
	{ACPHY_Core0computeGainInfo(36), 0xdead},
	{ACPHY_Core0Clip2Threshold(36), 0xdead},
	{ACPHY_singleShotAgcCtrl(36), 0xdead},
	{ACPHY_SpareReg(36), 0xdead},
	{ACPHY_Core0SsAgcW1ClipCntTh(36), 0xdead},
	{ACPHY_Core0SsAgcW2ClipCntTh(36), 0xdead},
	{ACPHY_Core0SsAgcNbClipCntTh1(36), 0xdead},
	{ACPHY_BBConfig(36), 0xdead},
	{ACPHY_RfseqMode(36), 0xdead},
	{ACPHY_RfseqTrigger(36), 0xdead},
	{ACPHY_TSSIMode(36), 0xdead},
	{ACPHY_RxSdFeConfig1(36), 0xdead},
	{ACPHY_RfctrlCoreAuxTssi10(36), 0xdead},
	{ACPHY_RfctrlOverrideAuxTssi0(36), 0xdead},
	{ACPHY_TxPwrCtrlNnum(36), 0xdead},
	{ACPHY_TxPwrCtrlDamping(36), 0xdead},
	{ACPHY_TssiAccumCtrl(36), 0xdead},
	{ACPHY_TssiAccumCtrlcck(36), 0xdead},
	{ACPHY_perPktIdleTssiCtrl(36), 0xdead},
	{ACPHY_TxPwrCtrl_Multi_Mode0(36), 0xdead},
	{ACPHY_TxPwrCtrlTargetPwr_path0(36), 0xdead},
	{ACPHY_TxPwrCtrlInit_path0(36), 0xdead},
	{ACPHY_EpsilonTableAdjust0(36), 0xdead},
	{ACPHY_rf_pwr_cnvr_fctr0(36), 0xdead},
	{ACPHY_cordicscl(36), 0xdead},
	{ACPHY_V00(36), 0xdead},
	{ACPHY_log_step(36), 0xdead},
	{ACPHY_et_en0(36), 0xdead},
	{ACPHY_et_delay_offset0(36), 0xdead},
	{ACPHY_fdf_delay0(36), 0xdead},
	{ACPHY_forceFront0(36), 0xdead},
	{ACPHY_RfctrlCoreAfeCfg10(36), 0xdead},
	{ACPHY_chnsmCtrl0(36), 0xdead},
	{ACPHY_chnsmCtrl1(36), 0xdead},
	{ACPHY_BphyControl3(36), 0xdead},
	{ACPHY_miscSigCtrl(36), 0xdead},
	{ACPHY_ultra_low_pwr(36), 0xdead},
	{ACPHY_DSSF_C_CTRL(36), 0xdead},
	{ACPHY_ACI_Detect_CTRL(36), 0xdead},
	{ACPHY_ACI_Mitigation_CTRL(36), 0xdead},
	{ACPHY_RxFeCtrl1(36), 0xdead},
	{ACPHY_TxPwrCtrlTargetPwr_path0(36), 0xdead},
	{ACPHY_bphyaciPwrThresh0(36), 0xdead},
	{ACPHY_bphyaciPwrThresh1(36), 0xdead},
	{ACPHY_bphyaciPwrThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh0(36), 0xdead},
	{ACPHY_bphyaciThresh1(36), 0xdead},
	{ACPHY_bphyaciThresh2(36), 0xdead},
	{ACPHY_bphyaciThresh3(36), 0xdead}
};

/* Chan spec PHY table ram data arrays */
static uint16 ram_maj36_min1_gainCtrlbbMultLuts0_chanspec_data0[384] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data1[1] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data2[1] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data3[1] = { 0 };

static uint16 ram_maj36_min1_rfPwrLuts0_chanspec_data4[128] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data5[8] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data6[8] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data7[8] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data8[8] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data9[8] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data10[8] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data11[1] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data12[1] = { 0 };

static uint8 ram_maj36_min1_lnaRoutLUT_chanspec_data13[1] = { 0 };

static uint8 ram_maj36_min1_lnaRoutLUT_chanspec_data14[6] = { 0 };

static uint8 ram_maj36_min1_lnaRoutLUT_chanspec_data15[6] = { 0 };

static uint8 ram_maj36_min1_lnaRoutLUT_chanspec_data16[7] = { 0 };

static uint8 ram_maj36_min1_Gain0_chanspec_data17[2] = { 0 };

static uint8 ram_maj36_min1_Gain0_chanspec_data18[6] = { 0 };

static uint8 ram_maj36_min1_Gain0_chanspec_data19[4] = { 0 };

static uint8 ram_maj36_min1_Gain0_chanspec_data20[12] = { 0 };

static uint8 ram_maj36_min1_Gain0_chanspec_data21[6] = { 0 };

static uint8 ram_maj36_min1_Gain0_chanspec_data22[6] = { 0 };

static uint8 ram_maj36_min1_GainBits0_chanspec_data23[12] = { 0 };

static uint8 ram_maj36_min1_GainBits0_chanspec_data24[2] = { 0 };

static uint8 ram_maj36_min1_GainBits0_chanspec_data25[1] = { 0 };

static uint8 ram_maj36_min1_GainBits0_chanspec_data26[4] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data27[2] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data28[6] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data29[4] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data30[12] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data31[2] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data32[6] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data33[4] = { 0 };

static uint8 ram_maj36_min1_GainLimit0_chanspec_data34[12] = { 0 };

static uint8 ram_maj36_min1_GainBits0_chanspec_data35[7] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data36[1] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data37[1] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data38[1] = { 0 };

static uint16 ram_maj36_min1_RFSeq_chanspec_data39[1] = { 0 };

static uint16 ram_maj36_min1_etmfTable0_chanspec_data40[256] = { 0 };

static uint16 ram_maj36_min1_FEMCtrlLUT_chanspec_data41[256] = { 0 };

static uint8 ram_maj36_min1_AntSwCtrlLUT_chanspec_data42[48] = { 0 };

static uint8 ram_maj36_min1_lnaRoutLUT_chanspec_data43[1] = { 0 };

static phytbl_t ram_maj36_min1_chanspec_phy_tbl_seq0[44] = {
	{ACPHY_TBL_ID_GAINCTRLBBMULTLUTS0, 128, 0x0, 48,
	ram_maj36_min1_gainCtrlbbMultLuts0_chanspec_data0},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x100, 16, ram_maj36_min1_RFSeq_chanspec_data1},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x103, 16, ram_maj36_min1_RFSeq_chanspec_data2},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x106, 16, ram_maj36_min1_RFSeq_chanspec_data3},
	{ACPHY_TBL_ID_RFPWRLUTS0, 128, 0x0, 16, ram_maj36_min1_rfPwrLuts0_chanspec_data4},
	{ACPHY_TBL_ID_RFSEQ, 8, 0x30, 16, ram_maj36_min1_RFSeq_chanspec_data5},
	{ACPHY_TBL_ID_RFSEQ, 8, 0xa0, 16, ram_maj36_min1_RFSeq_chanspec_data6},
	{ACPHY_TBL_ID_RFSEQ, 8, 0x40, 16, ram_maj36_min1_RFSeq_chanspec_data7},
	{ACPHY_TBL_ID_RFSEQ, 8, 0xb0, 16, ram_maj36_min1_RFSeq_chanspec_data8},
	{ACPHY_TBL_ID_RFSEQ, 8, 0x50, 16, ram_maj36_min1_RFSeq_chanspec_data9},
	{ACPHY_TBL_ID_RFSEQ, 8, 0xc0, 16, ram_maj36_min1_RFSeq_chanspec_data10},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x3cd, 16, ram_maj36_min1_RFSeq_chanspec_data11},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x3cf, 16, ram_maj36_min1_RFSeq_chanspec_data12},
	{ACPHY_TBL_ID_LNAROUTLUT, 1, 0x6, 8, ram_maj36_min1_lnaRoutLUT_chanspec_data13},
	{ACPHY_TBL_ID_LNAROUTLUT, 6, 0x0, 8, ram_maj36_min1_lnaRoutLUT_chanspec_data14},
	{ACPHY_TBL_ID_LNAROUTLUT, 6, 0x8, 8, ram_maj36_min1_lnaRoutLUT_chanspec_data15},
	{ACPHY_TBL_ID_LNAROUTLUT, 7, 0x10, 8, ram_maj36_min1_lnaRoutLUT_chanspec_data16},
	{ACPHY_TBL_ID_GAIN0, 2, 0x0, 8, ram_maj36_min1_Gain0_chanspec_data17},
	{ACPHY_TBL_ID_GAIN0, 6, 0x8, 8, ram_maj36_min1_Gain0_chanspec_data18},
	{ACPHY_TBL_ID_GAIN0, 4, 0x10, 8, ram_maj36_min1_Gain0_chanspec_data19},
	{ACPHY_TBL_ID_GAIN0, 12, 0x20, 8, ram_maj36_min1_Gain0_chanspec_data20},
	{ACPHY_TBL_ID_GAIN0, 6, 0x60, 8, ram_maj36_min1_Gain0_chanspec_data21},
	{ACPHY_TBL_ID_GAIN0, 6, 0x70, 8, ram_maj36_min1_Gain0_chanspec_data22},
	{ACPHY_TBL_ID_GAINBITS0, 12, 0x20, 8, ram_maj36_min1_GainBits0_chanspec_data23},
	{ACPHY_TBL_ID_GAINBITS0, 2, 0x0, 8, ram_maj36_min1_GainBits0_chanspec_data24},
	{ACPHY_TBL_ID_GAINBITS0, 1, 0x73, 8, ram_maj36_min1_GainBits0_chanspec_data25},
	{ACPHY_TBL_ID_GAINBITS0, 4, 0x10, 8, ram_maj36_min1_GainBits0_chanspec_data26},
	{ACPHY_TBL_ID_GAINLIMIT0, 2, 0x0, 8, ram_maj36_min1_GainLimit0_chanspec_data27},
	{ACPHY_TBL_ID_GAINLIMIT0, 6, 0x8, 8, ram_maj36_min1_GainLimit0_chanspec_data28},
	{ACPHY_TBL_ID_GAINLIMIT0, 4, 0x10, 8, ram_maj36_min1_GainLimit0_chanspec_data29},
	{ACPHY_TBL_ID_GAINLIMIT0, 12, 0x20, 8, ram_maj36_min1_GainLimit0_chanspec_data30},
	{ACPHY_TBL_ID_GAINLIMIT0, 2, 0x40, 8, ram_maj36_min1_GainLimit0_chanspec_data31},
	{ACPHY_TBL_ID_GAINLIMIT0, 6, 0x48, 8, ram_maj36_min1_GainLimit0_chanspec_data32},
	{ACPHY_TBL_ID_GAINLIMIT0, 4, 0x50, 8, ram_maj36_min1_GainLimit0_chanspec_data33},
	{ACPHY_TBL_ID_GAINLIMIT0, 12, 0x60, 8, ram_maj36_min1_GainLimit0_chanspec_data34},
	{ACPHY_TBL_ID_GAINBITS0, 7, 0x8, 8, ram_maj36_min1_GainBits0_chanspec_data35},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xf9, 16, ram_maj36_min1_RFSeq_chanspec_data36},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xf6, 16, ram_maj36_min1_RFSeq_chanspec_data37},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x13c, 16, ram_maj36_min1_RFSeq_chanspec_data38},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x4d0, 16, ram_maj36_min1_RFSeq_chanspec_data39},
	{ACPHY_TBL_ID_ETMFTABLE0, 256, 0x0, 16, ram_maj36_min1_etmfTable0_chanspec_data40},
	{ACPHY_TBL_ID_FEMCTRLLUT, 256, 0, 16, ram_maj36_min1_FEMCtrlLUT_chanspec_data41},
	{ACPHY_TBL_ID_ANTSWCTRLLUT, 48, 0, 8, ram_maj36_min1_AntSwCtrlLUT_chanspec_data42},
	{ACPHY_TBL_ID_LNAROUTLUT, 1, 0xe, 8, ram_maj36_min1_lnaRoutLUT_chanspec_data43}
};

/* Cal cache PHY register ram sequence arrays */
static adp_t ram_maj36_min1_calcache_phy_reg_seq0[46] = {
	{ACPHY_Core1RxIQCompA0(36), 0xdead},
	{ACPHY_Core1RxIQCompB0(36), 0xdead},
	{ACPHY_rxfdiqImbN_offcenter_scale(36), 0xdead},
	{ACPHY_rxfdiqImbCompCtrl(36), 0xdead},
	{ACPHY_fdiqi_rx_comp_Nshift_out(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c0(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c1(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c2(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c3(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c4(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c5(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c6(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c7(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c8(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c9(36), 0xdead},
	{ACPHY_rxfdiqcomp_str0_c10(36), 0xdead},
	{ACPHY_crsminpoweru0(36), 0xdead},
	{ACPHY_crsmfminpoweru0(36), 0xdead},
	{ACPHY_NapCtrl(36), 0xdead},
	{ACPHY_nap_dis_dco_ctrl(36), 0xdead},
	{ACPHY_dccal_control_160(36), 0xdead},
	{ACPHY_dccal_control_140(36), 0xdead},
	{ACPHY_dccal_control_70(36), 0xdead},
	{ACPHY_dccal_common(36), 0xdead},
	{ACPHY_dccal_control_170(36), 0xdead},
	{ACPHY_dccal_control_10(36), 0xdead},
	{ACPHY_dccal_control_80(36), 0xdead},
	{ACPHY_dccal_control0(36), 0xdead},
	{ACPHY_dccal_control_10(36), 0xdead},
	{ACPHY_dccal_control_90(36), 0xdead},
	{ACPHY_idacc_update_hw_reset_len(36), 0xdead},
	{ACPHY_dccal_control_330(36), 0xdead},
	{ACPHY_dccal_control_340(36), 0xdead},
	{ACPHY_dccal_control_420(36), 0xdead},
	{ACPHY_TxPwrCtrlIdleTssi_path0(36), 0xdead},
	{ACPHY_nap_dis_dco_ctrl(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_1(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_1(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_2(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_2(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_3(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_3(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_4(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_4(36), 0xdead},
	{ACPHY_nap_ed_thld_lo_5(36), 0xdead},
	{ACPHY_nap_ed_thld_hi_5(36), 0xdead}
};

/* Cal cache PHY table ram data arrays */
static uint16 ram_maj36_min1_iqloCaltbl0_calcache_data0[3] = { 0 };

static uint16 ram_maj36_min1_iqloCaltbl0_calcache_data1[3] = { 0 };

static uint32 ram_maj36_min1_epsilonTable0_calcache_data2[128] = { 0 };

static uint16 ram_maj36_min1_estPwrLuts0_calcache_data3[128] = { 0 };

static uint16 ram_maj36_min1_estPwrShftLuts0_calcache_data4[1] = { 0 };

static uint16 ram_maj36_min1_estPwrShftLuts0_calcache_data5[1] = { 0 };

static uint32 ram_maj36_min1_dcoe_table0_calcache_data6[36] = { 0 };

static uint32 ram_maj36_min1_idac_table0_calcache_data7[24] = { 0 };

static uint16 ram_maj36_min1_idac_gmap0_calcache_data8[24] = { 0 };

static uint32 ram_maj36_min1_RssiClipGain0_calcache_data9[19] = { 0 };

static uint8 ram_maj36_min1_RssiClip2Gain0_calcache_data10[247] = { 0 };

static phytbl_t ram_maj36_min1_calcache_phy_tbl_seq0[11] = {
	{ACPHY_TBL_ID_IQLOCALTBL0, 3, 96, 16, ram_maj36_min1_iqloCaltbl0_calcache_data0},
	{ACPHY_TBL_ID_IQLOCALTBL0, 3, 112, 16, ram_maj36_min1_iqloCaltbl0_calcache_data1},
	{ACPHY_TBL_ID_EPSILONTABLE0, 128, 0, 32, ram_maj36_min1_epsilonTable0_calcache_data2},
	{ACPHY_TBL_ID_ESTPWRLUTS0, 128, 0, 16, ram_maj36_min1_estPwrLuts0_calcache_data3},
	{ACPHY_TBL_ID_ESTPWRSHFTLUTS0, 1, 3, 16, ram_maj36_min1_estPwrShftLuts0_calcache_data4},
	{ACPHY_TBL_ID_ESTPWRSHFTLUTS0, 1, 17, 16, ram_maj36_min1_estPwrShftLuts0_calcache_data5},
	{ACPHY_TBL_ID_DCOE_TABLE0, 36, 0, 32, ram_maj36_min1_dcoe_table0_calcache_data6},
	{ACPHY_TBL_ID_IDAC_TABLE0, 24, 0, 32, ram_maj36_min1_idac_table0_calcache_data7},
	{ACPHY_TBL_ID_IDAC_GMAP0, 24, 0, 16, ram_maj36_min1_idac_gmap0_calcache_data8},
	{ACPHY_TBL_ID_RSSICLIPGAIN0, 19, 0, 32, ram_maj36_min1_RssiClipGain0_calcache_data9},
	{ACPHY_TBL_ID_RSSICLIP2GAIN0, 247, 0, 8, ram_maj36_min1_RssiClip2Gain0_calcache_data10}
};

/* acphy_beDeaf sequence array */
static adp_t rom_maj36_min1_beDeaf_phy_reg_seq0[7] = {
	{ACPHY_ClassifierCtrl(36), 0x0df4},
	{ACPHY_Core0computeGainInfo(36), 0x4060},
	{ACPHY_crsControlu(36), 0x002c},
	{ACPHY_crsControll(36), 0x002c},
	{ACPHY_crsControluSub1(36), 0x002c},
	{ACPHY_crsControllSub1(36), 0x002c},
	{ACPHY_ed_crsEn(36), 0x0000}
};

/* acphy_returnFromDeaf sequence array */
static adp_t rom_maj36_min1_retFrmDeaf_phy_reg_seq0[7] = {
	{ACPHY_ClassifierCtrl(36), 0x0df7},
	{ACPHY_Core0computeGainInfo(36), 0x0060},
	{ACPHY_crsControlu(36), 0x003c},
	{ACPHY_crsControll(36), 0x003c},
	{ACPHY_crsControluSub1(36), 0x003c},
	{ACPHY_crsControllSub1(36), 0x003c},
	{ACPHY_ed_crsEn(36), 0x0fff}
};

/* table access setup sequence array */
static adp_t rom_maj36_min1_tbl_access_setup_phy_reg_seq0[6] = {
	{ACPHY_FCBSstallCtrl(36), 0x0001},
	{ACPHY_adc_clock_from_bbpll(36), 0x0001},
	{ACPHY_adc_clock_from_bbpll(36), 0x0003},
	{ACPHY_adc_clock_from_bbpll(36), 0x0007},
	{ACPHY_adc_clock_from_bbpll(36), 0x0005},
	{ACPHY_adc_clock_from_bbpll(36), 0x0004}
};

/* table access cleanup sequence array */
static adp_t rom_maj36_min1_tbl_access_cleanup_phy_reg_seq0[2] = {
	{ACPHY_adc_clock_from_bbpll(36), 0x0000},
	{ACPHY_FCBSstallCtrl(36), 0x0000}
};

/* chan tune sequence array */
static d11axiiv_t ram_maj36_min1_chan_tune_bpaccess_seq0[2] = {
	{0xe8000492, 2, 0x2}, {INITVALS_END_MARKER, 0, 0}
};

static adp_t ram_20695_maj2_min0_chan_tune_radio_reg_seq0[2] = {
	{RFP0_20695_PLL_RFVCO4(39), 0xdead},
	{RF0_20695_LO5GTO2G_CFG3(39), 0xdead}
};

static uint16 ram_20695_maj36_min1_chan_tune_delay_seq0[1] = {
	0x000
};

static d11axiiv_t ram_maj36_min1_chan_tune_bpaccess_seq1[2] = {
	{0xe8000492, 2, 0x0}, {INITVALS_END_MARKER, 0, 0}
};

/* PHY reset sequence arrays */
static d11axiiv_t rom_maj36_min1_phy_rst_bpaccess_seq0[2] = {
	{0x18101408, 4, 0x34F}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min1_phy_rst_delay_seq0[1] = {
	0x001
};

static d11axiiv_t rom_maj36_min1_phy_rst_bpaccess_seq1[2] = {
	{0x18101408, 4, 0x347}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min1_phy_rst_delay_seq1[1] = {
	0x001
};

static d11axiiv_t rom_maj36_min1_phy_rst_bpaccess_seq2[2] = {
	{0x18101408, 4, 0x351}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min1_phy_rst_delay_seq2[1] = {
	0x001
};

static d11axiiv_t rom_maj36_min1_phy_rst_bpaccess_seq3[2] = {
	{0x18101408, 4, 0x355}, {INITVALS_END_MARKER, 0, 0}
};

static uint16 rom_20695_maj36_min1_phy_rst_delay_seq3[1] = {
	0x001
};

/* Napping PHY register sequence array */
static adp_t rom_maj36_min1_napping_phy_reg_seq0[18] = {
	{ACPHY_nap_len(36), 0x0040},
	{ACPHY_NapCtrl(36), 0x0100},
	{ACPHY_NapCtrl(36), 0x0140},
	{ACPHY_NapCtrl(36), 0x0160},
	{ACPHY_NapCtrl(36), 0x0170},
	{ACPHY_NapCtrl(36), 0x0170},
	{ACPHY_NapCtrl(36), 0x0174},
	{ACPHY_NapCtrl(36), 0x0175},
	{ACPHY_nap_rfctrl_prog_bits(36), 0x0007},
	{ACPHY_NapCtrl(36), 0x0575},
	{ACPHY_NapCtrl(36), 0x0775},
	{ACPHY_RfBiasControl(36), 0x219b},
	{ACPHY_RfBiasControl(36), 0x019b},
	{ACPHY_RxFeCtrl1(36), 0x0a10},
	{ACPHY_nap2cs_wait_in_reset_len(36), 0x0002},
	{ACPHY_nap_wait_in_cs_len(36), 0x000a},
	{ACPHY_SpareRegB0(36), 0x007f},
	{ACPHY_SpareReg(36), 0x08ff}
};

/* Napping PHY table data arrays */
static uint16 rom_maj36_min1_RfseqBundle_napping_data0[3] = {
	0x0000, 0x1000, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data1[3] = {
	0x0000, 0x1100, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data2[3] = {
	0x0000, 0x1000, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data3[3] = {
	0x0000, 0x0000, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data4[3] = {
	0x0000, 0x1400, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data5[3] = {
	0x0000, 0x1500, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data6[3] = {
	0x0000, 0x1400, 0x0000
};

static uint16 rom_maj36_min1_RfseqBundle_napping_data7[3] = {
	0x0000, 0x0400, 0x0000
};

static uint16 rom_maj36_min1_RFSeq_napping_data8[1] = {
	0x0000
};

static uint16 rom_maj36_min1_RFSeq_napping_data9[1] = {
	0x0000
};

static uint16 rom_maj36_min1_RFSeq_napping_data10[1] = {
	0x01ff
};

static uint16 rom_maj36_min1_RFSeq_napping_data11[1] = {
	0x01cf
};

static uint16 rom_maj36_min1_RFSeq_napping_data12[16] = {
	0x0084, 0x0012, 0x0033, 0x00b0, 0x00b1, 0x00b2, 0x00b3, 0x001f, 0x001f, 0x001f, 0x001f,
	0x001f, 0x001f, 0x001f, 0x001f, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_napping_data13[16] = {
	0x0001, 0x0001, 0x0002, 0x0002, 0x0002, 0x0002, 0x0002, 0x0002, 0x0000, 0x0000, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000
};

static uint16 rom_maj36_min1_RFSeq_napping_data14[16] = {
	0x0084, 0x0012, 0x000f, 0x00b4, 0x00b5, 0x00b6, 0x00b7, 0x0085, 0x001f, 0x001f, 0x001f,
	0x001f, 0x001f, 0x001f, 0x001f, 0x001f
};

static uint16 rom_maj36_min1_RFSeq_napping_data15[16] = {
	0x0001, 0x0002, 0x0002, 0x0002, 0x0002, 0x0002, 0x000a, 0x0002, 0x0002, 0x0002, 0x0000,
	0x0000, 0x0000, 0x0000, 0x0000, 0x0000
};

static phytbl_t rom_maj36_min1_napping_phy_tbl_seq0[16] = {
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x30, 48, rom_maj36_min1_RfseqBundle_napping_data0},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x31, 48, rom_maj36_min1_RfseqBundle_napping_data1},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x32, 48, rom_maj36_min1_RfseqBundle_napping_data2},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x33, 48, rom_maj36_min1_RfseqBundle_napping_data3},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x34, 48, rom_maj36_min1_RfseqBundle_napping_data4},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x35, 48, rom_maj36_min1_RfseqBundle_napping_data5},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x36, 48, rom_maj36_min1_RfseqBundle_napping_data6},
	{ACPHY_TBL_ID_RFSEQBUNDLE, 1, 0x37, 48, rom_maj36_min1_RfseqBundle_napping_data7},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe4, 16, rom_maj36_min1_RFSeq_napping_data8},
	{ACPHY_TBL_ID_RFSEQ, 1, 0xe2, 16, rom_maj36_min1_RFSeq_napping_data9},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x1aa, 16, rom_maj36_min1_RFSeq_napping_data10},
	{ACPHY_TBL_ID_RFSEQ, 1, 0x1a8, 16, rom_maj36_min1_RFSeq_napping_data11},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x400, 16, rom_maj36_min1_RFSeq_napping_data12},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x420, 16, rom_maj36_min1_RFSeq_napping_data13},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x410, 16, rom_maj36_min1_RFSeq_napping_data14},
	{ACPHY_TBL_ID_RFSEQ, 16, 0x430, 16, rom_maj36_min1_RFSeq_napping_data15}
};

/* -------------------------------------------------------------------------------------- */
/* maj36_min1 FCBS PHY Input sequences  */

/* FCBS Radio Minipmu Power up sequence for 20695_maj2_min0 */
fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_minipmu_pwr_up[12] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_minipmu_pwrup_radio_reg_seq0},
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj36_min1_radio_minipmu_pwrup_phy_reg_seq0},
	{FCBS_RADIO_REG, 15, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_minipmu_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_minipmu_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_minipmu_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_minipmu_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_minipmu_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_minipmu_pwrup_bpaccess_seq3},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio 2G PLL Power up and VCO cal sequence for 20695_maj2_min0 */
fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_2g_pll_pwr_up[20] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 19, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq3},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq4},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq4},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq5},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq6},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_2g_pll_pwrup_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_2g_pll_pwrup_delay_seq6},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_2g_pll_pwrup_bpaccess_seq7},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio 5G PLL Power up and VCO cal sequence for 20695_maj2_min0 */
fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_5g_pll_pwr_up[20] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 17, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 18, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq3},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq4},
	{FCBS_RADIO_REG, 17, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq4},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq5},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq6},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_pwrup_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_pwrup_delay_seq6},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_pwrup_bpaccess_seq7},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio 5G PLL to 2G Power up and VCO cal sequence for 20695_maj2_min0 */
fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwr_up[30] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq0},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq2},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq3},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq4},
	{FCBS_RADIO_REG, 14, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq4},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq5},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq6},
	{FCBS_RADIO_REG, 18, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq6},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq7},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq7},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq8},
	{FCBS_RADIO_REG, 31, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq4},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq8},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq9},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq9},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq10},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwrup_radio_reg_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20695_maj36_min1_radio_5g_pll_to_2g_pwrup_delay_seq10},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS,
	dyn_ram_maj36_min1_radio_5g_pll_to_2g_pwrup_bpaccess_seq11},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Radio Power down sequence for 20695_maj2_min0 */
fcbs_input_data_t rom_20695_maj2_min0_radio_pwr_down[4] = {
	{FCBS_PHY_REG, 7, 0, rom_maj36_min1_radio_pwrdwn_phy_reg_seq0},
	{FCBS_RADIO_REG, 28, 0, rom_20695_maj2_min0_radio_pwrdwn_radio_reg_seq0},
	{FCBS_PHY_REG, 4, 0, rom_maj36_min1_radio_pwrdwn_phy_reg_seq1},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY register rom sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_phy_reg_init[2] = {
	{FCBS_PHY_REG, 138, 0, rom_maj36_min1_phyreg_init_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY table rom sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_phy_tbl_init[2] = {
	{FCBS_PHY_TBL, 42, 0, rom_maj36_min1_phytbl_init_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Chanspec sequence array for maj36_min1 */
fcbs_input_data_t ram_maj36_min1_chanspec_phy_radio[3] = {
	{FCBS_PHY_REG, 159, 0, ram_maj36_min1_chanspec_phy_reg_seq0},
	{FCBS_PHY_TBL, 44, 0, ram_maj36_min1_chanspec_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Cal cache sequence array for maj36_min1 */
fcbs_input_data_t ram_maj36_min1_calcache_phy_radio[3] = {
	{FCBS_PHY_REG, 46, 0, ram_maj36_min1_calcache_phy_reg_seq0},
	{FCBS_PHY_TBL, 11, 0, ram_maj36_min1_calcache_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY bedeaf sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_beDeaf[2] = {
	{FCBS_PHY_REG, 7, 0, rom_maj36_min1_beDeaf_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY return from deaf sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_retFrmDeaf[2] = {
	{FCBS_PHY_REG, 7, 0, rom_maj36_min1_retFrmDeaf_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS table access setup sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_tbl_access_setup[2] = {
	{FCBS_PHY_REG, 6, 0, rom_maj36_min1_tbl_access_setup_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS table access cleanup sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_tbl_access_cleanup[2] = {
	{FCBS_PHY_REG, 2, 0, rom_maj36_min1_tbl_access_cleanup_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS chan tune sequence array for maj36_min1 */
fcbs_input_data_t ram_20695_maj2_min0_chan_tune[5] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, ram_maj36_min1_chan_tune_bpaccess_seq0},
	{FCBS_RADIO_REG, 2, 0, ram_20695_maj2_min0_chan_tune_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, ram_20695_maj36_min1_chan_tune_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, ram_maj36_min1_chan_tune_bpaccess_seq1},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PHY reset sequence for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_phy_rst[9] = {
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min1_phy_rst_bpaccess_seq0},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min1_phy_rst_delay_seq0},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min1_phy_rst_bpaccess_seq1},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min1_phy_rst_delay_seq1},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min1_phy_rst_bpaccess_seq2},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min1_phy_rst_delay_seq2},
	{FCBS_BP_ACCESS, 2, FCBS_DATA_INITVALS, rom_maj36_min1_phy_rst_bpaccess_seq3},
	{FCBS_DELAY, 1, 0, rom_20695_maj36_min1_phy_rst_delay_seq3},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS Napping sequence array for maj36_min1 */
fcbs_input_data_t rom_maj36_min1_napping[3] = {
	{FCBS_PHY_REG, 18, 0, rom_maj36_min1_napping_phy_reg_seq0},
	{FCBS_PHY_TBL, 16, 0, rom_maj36_min1_napping_phy_tbl_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* -------------------------------------------------------------------------------------- */

/* PM mode power down sequence array : Main slice */
static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrdn_main_radio_reg_seq0[22] = {
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x0058, 0xdead},
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x0054, 0xdead},
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0020, 0xdead},
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0030, 0xdead},
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x0058, 0xdead},
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x0054, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0020, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0030, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0700, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0300, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0100, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG2(6), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_CP1(6), 0x2000, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_LF6(6), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG6(6), 0x0100, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG7(6), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_HVLDO1(6), 0x01f0, 0x0060, 0xdead},
	{RFP0_20697_SLICE0_PLL_HVLDO1(6), 0x01f0, 0x0040, 0xdead},
	{RFP0_20697_SLICE0_PLL_HVLDO1(6), 0x01f0, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_OVR1(6), 0x077f, 0x047f, 0xdead},
	{RFP0_20697_SLICE0_PLL_OVR2(6), 0x0024, 0x0024, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_maj44_min0_pm_mode_pwrdn_main_phy_reg_seq0[1] = {
	{ACPHY_RfctrlCmd(44), 0x2306, 0x2304, 0xdead}
};

/* PM mode power up sequence array : Main slice */
static phy_rad_dyn_adp_t dyn_ram_maj44_min0_pm_mode_pwrup_main_phy_reg_seq0[1] = {
	{ACPHY_RfctrlCmd(44), 0x2306, 0x2306, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq0[12] = {
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0800, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0c00, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0e00, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG1(6), 0x0f00, 0x0f00, 0xdead},
	{RFP0_20697_SLICE0_PLL_CP1(6), 0x2000, 0x2000, 0xdead},
	{RFP0_20697_SLICE0_PLL_LF6(6), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG6(6), 0x0100, 0x0100, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG7(6), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE0_PLL_HVLDO1(6), 0x01f0, 0x01f0, 0xdead},
	{RFP0_20697_SLICE0_PLL_HVLDO0(6), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE0_PLL_OVR1(6), 0x077f, 0x047f, 0xdead},
	{RFP0_20697_SLICE0_PLL_OVR2(6), 0x0024, 0x0024, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_pwrup_main_delay_seq0[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq1[4] = {
	{RFP0_20697_SLICE0_PLL_HVLDO1(6), 0x01f0, 0x0070, 0xdead},
	{RFP0_20697_SLICE0_PLL_HVLDO0(6), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG2(6), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL1(6), 0x0099, 0x0081, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_pwrup_main_delay_seq1[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq2[1] = {
	{RFP0_20697_SLICE0_PLL_VCOCAL1(6), 0x0099, 0x0080, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_pwrup_main_delay_seq2[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq3[2] = {
	{RFP0_20697_SLICE0_PLL_VCOCAL1(6), 0x0099, 0x0088, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL1(6), 0x0099, 0x0098, 0xdead}
};

/* PM mode VCO cal cache sequence array : Main slice */
static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq0[2] = {
	{RFP0_20697_SLICE0_PLL_VCOCAL2(6), 0x1fff, 0x0760, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL2(6), 0x1fff, 0x1760, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq0[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq1[5] = {
	{RFP0_20697_SLICE0_PLL_VCOCAL21(6), 0x1fff, 0x1000, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL22(6), 0x1fff, 0x0040, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL22(6), 0x1fff, 0x1040, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL23(6), 0x1fff, 0x0040, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL23(6), 0x1fff, 0x1040, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq1[1] = {
	0x064
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq2[3] = {
	{RFP0_20697_SLICE0_PLL_VCOCAL1(6), 0x0099, 0x0090, 0xdead},
	{RFP0_20697_SLICE0_PLL_VCOCAL1(6), 0x0099, 0x0080, 0xdead},
	{RFP0_20697_SLICE0_PLL_CFG7(6), 0x0001, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq2[1] = {
	0x00a
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq3[4] = {
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0010, 0xdead},
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0000, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0010, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq3[1] = {
	0x00a
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq4[3] = {
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x4000, 0xdead},
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x4002, 0xdead},
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x005c, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq4[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq5[2] = {
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x004c, 0xdead},
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x000c, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq5[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq6[2] = {
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x001c, 0xdead},
	{RF0_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x005c, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq6[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq7[3] = {
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x4000, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x4002, 0xdead},
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x005c, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq7[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq8[2] = {
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x004c, 0xdead},
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x000c, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq8[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq9[6] = {
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x001c, 0xdead},
	{RF1_20697_SLICE0_RXADC_CFG0(6), 0x005c, 0x005c, 0xdead},
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0002, 0xdead},
	{RF0_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0000, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0002, 0xdead},
	{RF1_20697_SLICE0_AFE_CFG1_OVR2(6), 0x4032, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq9[1] = {
	0x008
};

static phy_rad_dyn_adp_t dyn_ram_maj44_min0_pm_mode_vco_cache_main_phy_reg_seq0[2] = {
	{ACPHY_RfctrlIntc0(44), 0x0000, 0x0000, 0xdead},
	{ACPHY_RfctrlIntc1(44), 0x0000, 0x0000, 0xdead}
};

/* -------------------------------------------------------------------------------------- */
/* maj44_min0 FCBS PHY Input sequences  */

/* FCBS PM mode Power down sequence : Main slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_pwr_dn_main[3] = {
	{FCBS_RADIO_REG, 22, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrdn_main_radio_reg_seq0},
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_pwrdn_main_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PM mode Power up sequence : Main slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_pwr_up_main[9] = {
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_pwrup_main_phy_reg_seq0},
	{FCBS_RADIO_REG, 12, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_main_delay_seq0},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_main_delay_seq1},
	{FCBS_RADIO_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_main_delay_seq2},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_main_radio_reg_seq3},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PM mode VCO cal cache, ADC reset sequence : Main slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main[22] = {
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq0},
	{FCBS_RADIO_REG, 5, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq1},
	{FCBS_RADIO_REG, 3, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq2},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq3},
	{FCBS_RADIO_REG, 3, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq4},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq4},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq5},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq6},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq6},
	{FCBS_RADIO_REG, 3, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq7},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq7},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq8},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq8},
	{FCBS_RADIO_REG, 6, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_main_radio_reg_seq9},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_main_delay_seq9},
	{FCBS_PHY_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_vco_cache_main_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* -------------------------------------------------------------------------------------- */
/* PM mode power down sequence array : Aux slice */
static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrdn_aux_radio_reg_seq0[24] = {
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0000, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0200, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0600, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0200, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0600, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(7), 0x8801, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(7), 0x0044, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x4708, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x4508, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x4408, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO11(7), 0x2000, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO9(7), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x4400, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x4000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG7(7), 0x0003, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CP1(7), 0x6000, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_LF6(7), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_LOGEN_SPARE_REG(7), 0xffff, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR1(7), 0x4fff, 0x4def, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(7), 0x006f, 0x006b, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG6(7), 0x0101, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(7), 0x006f, 0x006b, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_maj44_min0_pm_mode_pwrdn_aux_phy_reg_seq0[1] = {
	{ACPHY_RfctrlCmd(44), 0xbb06, 0x9b00, 0xdead}
};

/* PM mode power up sequence array : Aux slice */
static phy_rad_dyn_adp_t dyn_ram_maj44_min0_pm_mode_pwrup_aux_phy_reg_seq0[1] = {
	{ACPHY_RfctrlCmd(44), 0xbb06, 0x9b02, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq0[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_radio_reg_seq0[1] = {
	{RFP0_20697_SLICE1_LOGEN_SPARE_REG(7), 0xffff, 0xe000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq1[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_radio_reg_seq1[20] = {
	{RFP0_20697_SLICE1_LOGEN_SPARE_REG(7), 0xffff, 0xa000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(7), 0x8801, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(7), 0x0044, 0x0040, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x2200, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x2300, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO11(7), 0x2000, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO9(7), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x2308, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x2708, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(7), 0x6f08, 0x6708, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG7(7), 0x0003, 0x0002, 0xdead},
	{RFP0_20697_SLICE1_PLL_CP1(7), 0x6000, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_LF6(7), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CP1(7), 0x6000, 0x6000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(7), 0x8801, 0x8001, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(7), 0x0044, 0x0044, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(7), 0x8801, 0x8801, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR1(7), 0x4fff, 0x4def, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(7), 0x006f, 0x006b, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq2[1] = {
	0x064
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_radio_reg_seq2[9] = {
	{RFP0_20697_SLICE1_PLL_CP1(7), 0x6000, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(7), 0x8801, 0x0801, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(7), 0x0044, 0x0040, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(7), 0x8801, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG2(7), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_VCOCAL1(7), 0x009b, 0x0003, 0xdead},
	{RFP0_20697_SLICE1_PLL_VCOCAL_OVR1(7), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG6(7), 0x0101, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(7), 0x006f, 0x006b, 0xdead}
};

/* PM mode VCO cal cache sequence array : Aux slice */
static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq0[3] = {
	{RFP0_20697_SLICE1_PLL_VCOCAL2(7), 0x1fff, 0x07fe, 0xdead},
	{RFP0_20697_SLICE1_PLL_VCOCAL2(7), 0x1fff, 0x17fe, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG7(7), 0x0003, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq0[1] = {
	0x064
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq1[4] = {
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0400, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0400, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq1[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq2[4] = {
	{RF0_20697_SLICE1_AFE_CFG1_OVR1(7), 0x0001, 0x0001, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x4000, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0010, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0050, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq2[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq3[2] = {
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0040, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq3[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq4[2] = {
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0010, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0050, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq4[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq5[4] = {
	{RF1_20697_SLICE1_AFE_CFG1_OVR1(7), 0x0001, 0x0001, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x4000, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0010, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0050, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq5[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq6[2] = {
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0040, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0000, 0xdead}
};

static uint16 dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq6[1] = {
	0x001
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq7[6] = {
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0010, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(7), 0x005c, 0x0050, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR1(7), 0x0001, 0x0000, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR1(7), 0x0001, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(7), 0x4632, 0x0000, 0xdead}
};

/* -------------------------------------------------------------------------------------- */
/* maj44_min0 FCBS PHY Input sequences  */

/* FCBS PM mode Power down sequence : Aux slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_pwr_dn_aux[3] = {
	{FCBS_RADIO_REG, 24, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrdn_aux_radio_reg_seq0},
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_pwrdn_aux_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PM mode Power up sequence : Aux slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_pwr_up_aux[8] = {
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_pwrup_aux_phy_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq0},
	{FCBS_RADIO_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq1},
	{FCBS_RADIO_REG, 20, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq2},
	{FCBS_RADIO_REG, 9, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_radio_reg_seq2},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PM mode VCO cal cache, ADC reset sequence : Aux slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux[16] = {
	{FCBS_RADIO_REG, 3, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq0},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq1},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq2},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq3},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq4},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq4},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq5},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq6},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq6},
	{FCBS_RADIO_REG, 6, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_radio_reg_seq7},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* -------------------------------------------------------------------------------------- */
/* -------------------------------------------------------------------------------------- */
/* PM mode power down sequence array : Aux slice */
static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrdn_aux_ipa_radio_reg_seq0[24] = {
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0000, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0200, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0600, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0200, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0600, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(9), 0x8801, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(9), 0x0044, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x4708, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x4508, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x4408, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO11(9), 0x2000, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO9(9), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x4400, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x4000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG7(9), 0x0003, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CP1(9), 0x6000, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_LF6(9), 0x0001, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_LOGEN_SPARE_REG(9), 0xffff, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR1(9), 0x4fff, 0x4def, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(9), 0x006f, 0x006b, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG6(9), 0x0101, 0x0000, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(9), 0x006f, 0x006b, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_ipa_radio_reg_seq0[1] = {
	{RFP0_20697_SLICE1_LOGEN_SPARE_REG(9), 0xffff, 0xe000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_ipa_radio_reg_seq1[20] = {
	{RFP0_20697_SLICE1_LOGEN_SPARE_REG(9), 0xffff, 0xa000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(9), 0x8801, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(9), 0x0044, 0x0040, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x2200, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x2300, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO11(9), 0x2000, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO9(9), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x2308, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x2708, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG1(9), 0x6f08, 0x6708, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG7(9), 0x0003, 0x0002, 0xdead},
	{RFP0_20697_SLICE1_PLL_CP1(9), 0x6000, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_LF6(9), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CP1(9), 0x6000, 0x6000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(9), 0x8801, 0x8001, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(9), 0x0044, 0x0044, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(9), 0x8801, 0x8801, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR1(9), 0x4fff, 0x4def, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(9), 0x006f, 0x006b, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_ipa_radio_reg_seq2[9] = {
	{RFP0_20697_SLICE1_PLL_CP1(9), 0x6000, 0x2000, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(9), 0x8801, 0x0801, 0xdead},
	{RFP0_20697_SLICE1_PLL_PFDLDO1(9), 0x0044, 0x0040, 0xdead},
	{RFP0_20697_SLICE1_PLL_RFVCO2(9), 0x8801, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG2(9), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_VCOCAL1(9), 0x009b, 0x0003, 0xdead},
	{RFP0_20697_SLICE1_PLL_VCOCAL_OVR1(9), 0x0001, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG6(9), 0x0101, 0x0001, 0xdead},
	{RFP0_20697_SLICE1_PLL_OVR2(9), 0x006f, 0x006b, 0xdead}
};

/* PM mode VCO cal cache sequence array : Aux slice */
static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq0[3] = {
	{RFP0_20697_SLICE1_PLL_VCOCAL2(9), 0x1fff, 0x07fe, 0xdead},
	{RFP0_20697_SLICE1_PLL_VCOCAL2(9), 0x1fff, 0x17fe, 0xdead},
	{RFP0_20697_SLICE1_PLL_CFG7(9), 0x0003, 0x0000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq1[4] = {
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0400, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0400, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq2[4] = {
	{RF0_20697_SLICE1_AFE_CFG1_OVR1(9), 0x0001, 0x0001, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x4000, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0010, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0050, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq3[2] = {
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0040, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq4[2] = {
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0010, 0xdead},
	{RF0_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0050, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq5[4] = {
	{RF1_20697_SLICE1_AFE_CFG1_OVR1(9), 0x0001, 0x0001, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x4000, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0010, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0050, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq6[2] = {
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0040, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0000, 0xdead}
};

static phy_rad_dyn_adp_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq7[6] = {
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0010, 0xdead},
	{RF1_20697_SLICE1_RXADC_CFG0(9), 0x005c, 0x0050, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR1(9), 0x0001, 0x0000, 0xdead},
	{RF0_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR1(9), 0x0001, 0x0000, 0xdead},
	{RF1_20697_SLICE1_AFE_CFG1_OVR2(9), 0x4632, 0x0000, 0xdead}
};

/* -------------------------------------------------------------------------------------- */

/* -------------------------------------------------------------------------------------- */
/* maj44_min0 FCBS PHY Input sequences  */

/* FCBS PM mode Power down sequence : Aux slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_pwr_dn_aux_ipa[3] = {
	{FCBS_RADIO_REG, 24, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrdn_aux_ipa_radio_reg_seq0},
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_pwrdn_aux_phy_reg_seq0},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PM mode Power up sequence : Aux slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_pwr_up_aux_ipa[8] = {
	{FCBS_PHY_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_maj44_min0_pm_mode_pwrup_aux_phy_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq0},
	{FCBS_RADIO_REG, 1, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_ipa_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq1},
	{FCBS_RADIO_REG, 20, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_ipa_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_pwrup_aux_delay_seq2},
	{FCBS_RADIO_REG, 9, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_pwrup_aux_ipa_radio_reg_seq2},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* FCBS PM mode VCO cal cache, ADC reset sequence : Aux slice for 20697_maj0_min0 */
fcbs_input_data_t dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa[16] = {
	{FCBS_RADIO_REG, 3, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq0},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq0},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq1},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq1},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq2},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq2},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq3},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq3},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq4},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq4},
	{FCBS_RADIO_REG, 4, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq5},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq5},
	{FCBS_RADIO_REG, 2, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq6},
	{FCBS_DELAY, 1, 0, dyn_ram_20697_maj44_min0_pm_mode_vco_cache_aux_delay_seq6},
	{FCBS_RADIO_REG, 6, FCBS_PHY_RADIO_DYNAMIC,
	dyn_ram_20697_maj0_min0_pm_mode_vco_cache_aux_ipa_radio_reg_seq7},
	{FCBS_TYPE_MAX, 0, 0, NULL}
};

/* -------------------------------------------------------------------------------------- */
