
*** Running vivado
    with args -log design_1_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ilmb_bram_if_cntlr_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_ilmb_bram_if_cntlr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.320 ; gain = 0.000
WARNING: [Vivado 12-9135] Ignoring repo path (C:/Users/Vincent C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/arty7_ethernet_v1.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/Gosselin/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store) because it contains no board files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_ilmb_bram_if_cntlr_0, cache-ID = 1cbbfdeeb708dd0c.
INFO: [Common 17-206] Exiting Vivado at Sat Sep 11 10:32:21 2021...
