\hypertarget{UART_8h}{}\doxysection{C\+:/\+Minix\+VM/shared/proj/src/lib/drivers/serial\+Port/\+UART.h File Reference}
\label{UART_8h}\index{C:/MinixVM/shared/proj/src/lib/drivers/serialPort/UART.h@{C:/MinixVM/shared/proj/src/lib/drivers/serialPort/UART.h}}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{UART_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{UART_8h_a83b8f35e350a7dcb97c4018ee2530476}{WAIT\+\_\+\+UART}}~20000
\item 
\#define \mbox{\hyperlink{UART_8h_aac3140345edd188435427a632c874727}{MAX\+\_\+\+ATTEMPTS\+\_\+\+UART}}~10
\item 
\#define \mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}}~0x3\+F8
\item 
\#define \mbox{\hyperlink{UART_8h_a3685c78b9bd6dd0fa3861807e24a4e1b}{COM1\+\_\+\+IRQ}}~4
\item 
\#define \mbox{\hyperlink{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}{RBR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x00)
\item 
\#define \mbox{\hyperlink{UART_8h_a5e9787adf3c9afcc4b781e85bb545b35}{THR}}~\mbox{\hyperlink{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}{RBR}}
\item 
\#define \mbox{\hyperlink{UART_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}{IER}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x01)
\item 
\#define \mbox{\hyperlink{UART_8h_a67004975983f9c99226d63db17ba74c4}{IIR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x02)
\item 
\#define \mbox{\hyperlink{UART_8h_a264b36b13386e3f62fe69e04711bc006}{FCR}}~\mbox{\hyperlink{UART_8h_a67004975983f9c99226d63db17ba74c4}{IIR}}
\item 
\#define \mbox{\hyperlink{UART_8h_a851cb396b6eaa97346364a772b439f37}{LCR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x03)
\item 
\#define \mbox{\hyperlink{UART_8h_a65364db1603cde6f6533cb61bcfcf553}{MCR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x04)
\item 
\#define \mbox{\hyperlink{UART_8h_ad51d51aee21f6cc77d4955221aee3dcb}{LSR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x05)
\item 
\#define \mbox{\hyperlink{UART_8h_ad4806a0bfd996121bc27d2466393207e}{MSR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x06)
\item 
\#define \mbox{\hyperlink{UART_8h_abaed93a16a0cde13f32bc4dc48b96804}{SR}}~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x07)
\item 
\#define \mbox{\hyperlink{UART_8h_a4466639cd64ebf372a621168c5e25964}{DLL}}~\mbox{\hyperlink{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}{RBR}}
\item 
\#define \mbox{\hyperlink{UART_8h_a3b48b12dc65f62dd40ab1163fe7997fb}{DLM}}~\mbox{\hyperlink{UART_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}{IER}}
\item 
\#define \mbox{\hyperlink{UART_8h_ae6e9a941061832e3150804bf169a2e97}{LSR\+\_\+\+DATA\+\_\+\+READY}}~BIT(0)
\item 
\#define \mbox{\hyperlink{UART_8h_a1a2e230078e0423a6f7681d30d8e3798}{LSR\+\_\+\+OVERRUN\+\_\+\+ERROR}}~BIT(1)
\item 
\#define \mbox{\hyperlink{UART_8h_a33db06ef4a01ba3df88ea1ff7255032d}{LSR\+\_\+\+PARITY\+\_\+\+ERROR}}~BIT(2)
\item 
\#define \mbox{\hyperlink{UART_8h_a3b8c453276843a913d454684a4069a58}{LSR\+\_\+\+FRAMING\+\_\+\+ERROR}}~BIT(3)
\item 
\#define \mbox{\hyperlink{UART_8h_a7627097cd345712b52b14a51fbb9356a}{LSR\+\_\+\+BREAK\+\_\+\+INTERRUPT}}~BIT(4)
\item 
\#define \mbox{\hyperlink{UART_8h_a764c6e57c1e4f6b57460b5574969ca81}{LSR\+\_\+\+THR\+\_\+\+EMPTY}}~BIT(5)
\item 
\#define \mbox{\hyperlink{UART_8h_aaa8865fab503829365af409aaa63d867}{LSR\+\_\+\+THR\+\_\+\+N\+\_\+\+TSR\+\_\+\+EMPTY}}~BIT(6)
\item 
\#define \mbox{\hyperlink{UART_8h_a6b748eb460e40c2a551437646e7bb1e4}{LSR\+\_\+\+FIFO\+\_\+\+ERROR}}~BIT(7)
\item 
\#define \mbox{\hyperlink{UART_8h_a9bfbdca80dda3be41f6a06f7d5ad7c89}{IER\+\_\+\+ENABLE\+\_\+\+RECEIVED\+\_\+\+INT}}~BIT(0)
\item 
\#define \mbox{\hyperlink{UART_8h_a93c3990212ea4d99a4a8b8df94ee25e1}{IER\+\_\+\+ENABLE\+\_\+\+TRANSMITER\+\_\+\+INT}}~BIT(1)
\item 
\#define \mbox{\hyperlink{UART_8h_ac9c1fd629d971e47d20bfeb4ffc1bc32}{IER\+\_\+\+ENABLE\+\_\+\+RECEIVER\+\_\+\+STATUS\+\_\+\+INT}}~BIT(2)
\item 
\#define \mbox{\hyperlink{UART_8h_a55af2427ddb0c41b99ef365a48048fe9}{IER\+\_\+\+ENABLE\+\_\+\+MODEM\+\_\+\+STATUS\+\_\+\+INT}}~BIT(3)
\item 
\#define \mbox{\hyperlink{UART_8h_aad3bf3087d1280db280547c26aacc335}{IER\+\_\+\+CLEAR}}~(BIT(4) $\vert$ BIT(5) $\vert$ BIT(6) $\vert$ BIT(7))
\item 
\#define \mbox{\hyperlink{UART_8h_a904fa3d92168125c1cde0f634e7548c4}{IIR\+\_\+\+NO\+\_\+\+INTERRUPT\+\_\+\+PENDING}}~BIT(0)
\item 
\#define \mbox{\hyperlink{UART_8h_a52d7c2909a5f98221893886035aaf3f3}{IIR\+\_\+\+INTERRUPT\+\_\+\+PENDING\+\_\+\+INFO}}~(BIT(1) $\vert$ BIT(2) $\vert$ BIT(3))
\item 
\#define \mbox{\hyperlink{UART_8h_a2de181e8ca13bdd20a9aa194748f658b}{IIR\+\_\+\+RECEIVER\+\_\+\+STATUS}}~(BIT(1) $\vert$ BIT(2))
\item 
\#define \mbox{\hyperlink{UART_8h_a4064726e3cd283da1defb1a8b54a1ead}{IIR\+\_\+\+RECEIVED\+\_\+\+DATA\+\_\+\+AVAILABLE}}~BIT(2)
\item 
\#define \mbox{\hyperlink{UART_8h_a50da3ef8752c2bffe29f90a83a3465ee}{IIR\+\_\+\+CHAR\+\_\+\+TIMEOUT\+\_\+\+FIFO}}~(BIT(2) $\vert$ BIT(3))
\item 
\#define \mbox{\hyperlink{UART_8h_aa16869b019be11852be6c175a29f64ce}{IIR\+\_\+\+THR\+\_\+\+EMPTY}}~BIT(1)
\item 
\#define \mbox{\hyperlink{UART_8h_a48782779e251356a09f0124979329aa2}{IIR\+\_\+\+MODEM\+\_\+\+STATUS}}~0
\item 
\#define \mbox{\hyperlink{UART_8h_a0fb29593ea0594efb9d5d4fe1934ced4}{FCR\+\_\+\+CLEAR}}~(BIT(0) $\vert$ BIT(1) $\vert$ BIT(2))
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}\label{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}} 
\index{UART.h@{UART.h}!COM1\_BASE\_ADDR@{COM1\_BASE\_ADDR}}
\index{COM1\_BASE\_ADDR@{COM1\_BASE\_ADDR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{COM1\_BASE\_ADDR}{COM1\_BASE\_ADDR}}
{\footnotesize\ttfamily \#define COM1\+\_\+\+BASE\+\_\+\+ADDR~0x3\+F8}

\mbox{\Hypertarget{UART_8h_a3685c78b9bd6dd0fa3861807e24a4e1b}\label{UART_8h_a3685c78b9bd6dd0fa3861807e24a4e1b}} 
\index{UART.h@{UART.h}!COM1\_IRQ@{COM1\_IRQ}}
\index{COM1\_IRQ@{COM1\_IRQ}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{COM1\_IRQ}{COM1\_IRQ}}
{\footnotesize\ttfamily \#define COM1\+\_\+\+IRQ~4}

\mbox{\Hypertarget{UART_8h_a4466639cd64ebf372a621168c5e25964}\label{UART_8h_a4466639cd64ebf372a621168c5e25964}} 
\index{UART.h@{UART.h}!DLL@{DLL}}
\index{DLL@{DLL}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{DLL}{DLL}}
{\footnotesize\ttfamily \#define DLL~\mbox{\hyperlink{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}{RBR}}}

\mbox{\Hypertarget{UART_8h_a3b48b12dc65f62dd40ab1163fe7997fb}\label{UART_8h_a3b48b12dc65f62dd40ab1163fe7997fb}} 
\index{UART.h@{UART.h}!DLM@{DLM}}
\index{DLM@{DLM}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{DLM}{DLM}}
{\footnotesize\ttfamily \#define DLM~\mbox{\hyperlink{UART_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}{IER}}}

\mbox{\Hypertarget{UART_8h_a264b36b13386e3f62fe69e04711bc006}\label{UART_8h_a264b36b13386e3f62fe69e04711bc006}} 
\index{UART.h@{UART.h}!FCR@{FCR}}
\index{FCR@{FCR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \#define FCR~\mbox{\hyperlink{UART_8h_a67004975983f9c99226d63db17ba74c4}{IIR}}}

\mbox{\Hypertarget{UART_8h_a0fb29593ea0594efb9d5d4fe1934ced4}\label{UART_8h_a0fb29593ea0594efb9d5d4fe1934ced4}} 
\index{UART.h@{UART.h}!FCR\_CLEAR@{FCR\_CLEAR}}
\index{FCR\_CLEAR@{FCR\_CLEAR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{FCR\_CLEAR}{FCR\_CLEAR}}
{\footnotesize\ttfamily \#define FCR\+\_\+\+CLEAR~(BIT(0) $\vert$ BIT(1) $\vert$ BIT(2))}

\mbox{\Hypertarget{UART_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}\label{UART_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}} 
\index{UART.h@{UART.h}!IER@{IER}}
\index{IER@{IER}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \#define IER~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x01)}

\mbox{\Hypertarget{UART_8h_aad3bf3087d1280db280547c26aacc335}\label{UART_8h_aad3bf3087d1280db280547c26aacc335}} 
\index{UART.h@{UART.h}!IER\_CLEAR@{IER\_CLEAR}}
\index{IER\_CLEAR@{IER\_CLEAR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IER\_CLEAR}{IER\_CLEAR}}
{\footnotesize\ttfamily \#define IER\+\_\+\+CLEAR~(BIT(4) $\vert$ BIT(5) $\vert$ BIT(6) $\vert$ BIT(7))}

\mbox{\Hypertarget{UART_8h_a55af2427ddb0c41b99ef365a48048fe9}\label{UART_8h_a55af2427ddb0c41b99ef365a48048fe9}} 
\index{UART.h@{UART.h}!IER\_ENABLE\_MODEM\_STATUS\_INT@{IER\_ENABLE\_MODEM\_STATUS\_INT}}
\index{IER\_ENABLE\_MODEM\_STATUS\_INT@{IER\_ENABLE\_MODEM\_STATUS\_INT}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IER\_ENABLE\_MODEM\_STATUS\_INT}{IER\_ENABLE\_MODEM\_STATUS\_INT}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ENABLE\+\_\+\+MODEM\+\_\+\+STATUS\+\_\+\+INT~BIT(3)}

\mbox{\Hypertarget{UART_8h_a9bfbdca80dda3be41f6a06f7d5ad7c89}\label{UART_8h_a9bfbdca80dda3be41f6a06f7d5ad7c89}} 
\index{UART.h@{UART.h}!IER\_ENABLE\_RECEIVED\_INT@{IER\_ENABLE\_RECEIVED\_INT}}
\index{IER\_ENABLE\_RECEIVED\_INT@{IER\_ENABLE\_RECEIVED\_INT}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IER\_ENABLE\_RECEIVED\_INT}{IER\_ENABLE\_RECEIVED\_INT}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ENABLE\+\_\+\+RECEIVED\+\_\+\+INT~BIT(0)}

\mbox{\Hypertarget{UART_8h_ac9c1fd629d971e47d20bfeb4ffc1bc32}\label{UART_8h_ac9c1fd629d971e47d20bfeb4ffc1bc32}} 
\index{UART.h@{UART.h}!IER\_ENABLE\_RECEIVER\_STATUS\_INT@{IER\_ENABLE\_RECEIVER\_STATUS\_INT}}
\index{IER\_ENABLE\_RECEIVER\_STATUS\_INT@{IER\_ENABLE\_RECEIVER\_STATUS\_INT}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IER\_ENABLE\_RECEIVER\_STATUS\_INT}{IER\_ENABLE\_RECEIVER\_STATUS\_INT}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ENABLE\+\_\+\+RECEIVER\+\_\+\+STATUS\+\_\+\+INT~BIT(2)}

\mbox{\Hypertarget{UART_8h_a93c3990212ea4d99a4a8b8df94ee25e1}\label{UART_8h_a93c3990212ea4d99a4a8b8df94ee25e1}} 
\index{UART.h@{UART.h}!IER\_ENABLE\_TRANSMITER\_INT@{IER\_ENABLE\_TRANSMITER\_INT}}
\index{IER\_ENABLE\_TRANSMITER\_INT@{IER\_ENABLE\_TRANSMITER\_INT}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IER\_ENABLE\_TRANSMITER\_INT}{IER\_ENABLE\_TRANSMITER\_INT}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ENABLE\+\_\+\+TRANSMITER\+\_\+\+INT~BIT(1)}

\mbox{\Hypertarget{UART_8h_a67004975983f9c99226d63db17ba74c4}\label{UART_8h_a67004975983f9c99226d63db17ba74c4}} 
\index{UART.h@{UART.h}!IIR@{IIR}}
\index{IIR@{IIR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR}{IIR}}
{\footnotesize\ttfamily \#define IIR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x02)}

\mbox{\Hypertarget{UART_8h_a50da3ef8752c2bffe29f90a83a3465ee}\label{UART_8h_a50da3ef8752c2bffe29f90a83a3465ee}} 
\index{UART.h@{UART.h}!IIR\_CHAR\_TIMEOUT\_FIFO@{IIR\_CHAR\_TIMEOUT\_FIFO}}
\index{IIR\_CHAR\_TIMEOUT\_FIFO@{IIR\_CHAR\_TIMEOUT\_FIFO}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_CHAR\_TIMEOUT\_FIFO}{IIR\_CHAR\_TIMEOUT\_FIFO}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+CHAR\+\_\+\+TIMEOUT\+\_\+\+FIFO~(BIT(2) $\vert$ BIT(3))}

\mbox{\Hypertarget{UART_8h_a52d7c2909a5f98221893886035aaf3f3}\label{UART_8h_a52d7c2909a5f98221893886035aaf3f3}} 
\index{UART.h@{UART.h}!IIR\_INTERRUPT\_PENDING\_INFO@{IIR\_INTERRUPT\_PENDING\_INFO}}
\index{IIR\_INTERRUPT\_PENDING\_INFO@{IIR\_INTERRUPT\_PENDING\_INFO}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_INTERRUPT\_PENDING\_INFO}{IIR\_INTERRUPT\_PENDING\_INFO}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+INTERRUPT\+\_\+\+PENDING\+\_\+\+INFO~(BIT(1) $\vert$ BIT(2) $\vert$ BIT(3))}

\mbox{\Hypertarget{UART_8h_a48782779e251356a09f0124979329aa2}\label{UART_8h_a48782779e251356a09f0124979329aa2}} 
\index{UART.h@{UART.h}!IIR\_MODEM\_STATUS@{IIR\_MODEM\_STATUS}}
\index{IIR\_MODEM\_STATUS@{IIR\_MODEM\_STATUS}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_MODEM\_STATUS}{IIR\_MODEM\_STATUS}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+MODEM\+\_\+\+STATUS~0}

\mbox{\Hypertarget{UART_8h_a904fa3d92168125c1cde0f634e7548c4}\label{UART_8h_a904fa3d92168125c1cde0f634e7548c4}} 
\index{UART.h@{UART.h}!IIR\_NO\_INTERRUPT\_PENDING@{IIR\_NO\_INTERRUPT\_PENDING}}
\index{IIR\_NO\_INTERRUPT\_PENDING@{IIR\_NO\_INTERRUPT\_PENDING}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_NO\_INTERRUPT\_PENDING}{IIR\_NO\_INTERRUPT\_PENDING}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+NO\+\_\+\+INTERRUPT\+\_\+\+PENDING~BIT(0)}

\mbox{\Hypertarget{UART_8h_a4064726e3cd283da1defb1a8b54a1ead}\label{UART_8h_a4064726e3cd283da1defb1a8b54a1ead}} 
\index{UART.h@{UART.h}!IIR\_RECEIVED\_DATA\_AVAILABLE@{IIR\_RECEIVED\_DATA\_AVAILABLE}}
\index{IIR\_RECEIVED\_DATA\_AVAILABLE@{IIR\_RECEIVED\_DATA\_AVAILABLE}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_RECEIVED\_DATA\_AVAILABLE}{IIR\_RECEIVED\_DATA\_AVAILABLE}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+RECEIVED\+\_\+\+DATA\+\_\+\+AVAILABLE~BIT(2)}

\mbox{\Hypertarget{UART_8h_a2de181e8ca13bdd20a9aa194748f658b}\label{UART_8h_a2de181e8ca13bdd20a9aa194748f658b}} 
\index{UART.h@{UART.h}!IIR\_RECEIVER\_STATUS@{IIR\_RECEIVER\_STATUS}}
\index{IIR\_RECEIVER\_STATUS@{IIR\_RECEIVER\_STATUS}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_RECEIVER\_STATUS}{IIR\_RECEIVER\_STATUS}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+RECEIVER\+\_\+\+STATUS~(BIT(1) $\vert$ BIT(2))}

\mbox{\Hypertarget{UART_8h_aa16869b019be11852be6c175a29f64ce}\label{UART_8h_aa16869b019be11852be6c175a29f64ce}} 
\index{UART.h@{UART.h}!IIR\_THR\_EMPTY@{IIR\_THR\_EMPTY}}
\index{IIR\_THR\_EMPTY@{IIR\_THR\_EMPTY}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{IIR\_THR\_EMPTY}{IIR\_THR\_EMPTY}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+THR\+\_\+\+EMPTY~BIT(1)}

\mbox{\Hypertarget{UART_8h_a851cb396b6eaa97346364a772b439f37}\label{UART_8h_a851cb396b6eaa97346364a772b439f37}} 
\index{UART.h@{UART.h}!LCR@{LCR}}
\index{LCR@{LCR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LCR}{LCR}}
{\footnotesize\ttfamily \#define LCR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x03)}

\mbox{\Hypertarget{UART_8h_ad51d51aee21f6cc77d4955221aee3dcb}\label{UART_8h_ad51d51aee21f6cc77d4955221aee3dcb}} 
\index{UART.h@{UART.h}!LSR@{LSR}}
\index{LSR@{LSR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \#define LSR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x05)}

\mbox{\Hypertarget{UART_8h_a7627097cd345712b52b14a51fbb9356a}\label{UART_8h_a7627097cd345712b52b14a51fbb9356a}} 
\index{UART.h@{UART.h}!LSR\_BREAK\_INTERRUPT@{LSR\_BREAK\_INTERRUPT}}
\index{LSR\_BREAK\_INTERRUPT@{LSR\_BREAK\_INTERRUPT}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_BREAK\_INTERRUPT}{LSR\_BREAK\_INTERRUPT}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+BREAK\+\_\+\+INTERRUPT~BIT(4)}

\mbox{\Hypertarget{UART_8h_ae6e9a941061832e3150804bf169a2e97}\label{UART_8h_ae6e9a941061832e3150804bf169a2e97}} 
\index{UART.h@{UART.h}!LSR\_DATA\_READY@{LSR\_DATA\_READY}}
\index{LSR\_DATA\_READY@{LSR\_DATA\_READY}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_DATA\_READY}{LSR\_DATA\_READY}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+DATA\+\_\+\+READY~BIT(0)}

\mbox{\Hypertarget{UART_8h_a6b748eb460e40c2a551437646e7bb1e4}\label{UART_8h_a6b748eb460e40c2a551437646e7bb1e4}} 
\index{UART.h@{UART.h}!LSR\_FIFO\_ERROR@{LSR\_FIFO\_ERROR}}
\index{LSR\_FIFO\_ERROR@{LSR\_FIFO\_ERROR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_FIFO\_ERROR}{LSR\_FIFO\_ERROR}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+FIFO\+\_\+\+ERROR~BIT(7)}

\mbox{\Hypertarget{UART_8h_a3b8c453276843a913d454684a4069a58}\label{UART_8h_a3b8c453276843a913d454684a4069a58}} 
\index{UART.h@{UART.h}!LSR\_FRAMING\_ERROR@{LSR\_FRAMING\_ERROR}}
\index{LSR\_FRAMING\_ERROR@{LSR\_FRAMING\_ERROR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_FRAMING\_ERROR}{LSR\_FRAMING\_ERROR}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+FRAMING\+\_\+\+ERROR~BIT(3)}

\mbox{\Hypertarget{UART_8h_a1a2e230078e0423a6f7681d30d8e3798}\label{UART_8h_a1a2e230078e0423a6f7681d30d8e3798}} 
\index{UART.h@{UART.h}!LSR\_OVERRUN\_ERROR@{LSR\_OVERRUN\_ERROR}}
\index{LSR\_OVERRUN\_ERROR@{LSR\_OVERRUN\_ERROR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_OVERRUN\_ERROR}{LSR\_OVERRUN\_ERROR}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+OVERRUN\+\_\+\+ERROR~BIT(1)}

\mbox{\Hypertarget{UART_8h_a33db06ef4a01ba3df88ea1ff7255032d}\label{UART_8h_a33db06ef4a01ba3df88ea1ff7255032d}} 
\index{UART.h@{UART.h}!LSR\_PARITY\_ERROR@{LSR\_PARITY\_ERROR}}
\index{LSR\_PARITY\_ERROR@{LSR\_PARITY\_ERROR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_PARITY\_ERROR}{LSR\_PARITY\_ERROR}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+PARITY\+\_\+\+ERROR~BIT(2)}

\mbox{\Hypertarget{UART_8h_a764c6e57c1e4f6b57460b5574969ca81}\label{UART_8h_a764c6e57c1e4f6b57460b5574969ca81}} 
\index{UART.h@{UART.h}!LSR\_THR\_EMPTY@{LSR\_THR\_EMPTY}}
\index{LSR\_THR\_EMPTY@{LSR\_THR\_EMPTY}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_THR\_EMPTY}{LSR\_THR\_EMPTY}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+THR\+\_\+\+EMPTY~BIT(5)}

\mbox{\Hypertarget{UART_8h_aaa8865fab503829365af409aaa63d867}\label{UART_8h_aaa8865fab503829365af409aaa63d867}} 
\index{UART.h@{UART.h}!LSR\_THR\_N\_TSR\_EMPTY@{LSR\_THR\_N\_TSR\_EMPTY}}
\index{LSR\_THR\_N\_TSR\_EMPTY@{LSR\_THR\_N\_TSR\_EMPTY}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{LSR\_THR\_N\_TSR\_EMPTY}{LSR\_THR\_N\_TSR\_EMPTY}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+THR\+\_\+\+N\+\_\+\+TSR\+\_\+\+EMPTY~BIT(6)}

\mbox{\Hypertarget{UART_8h_aac3140345edd188435427a632c874727}\label{UART_8h_aac3140345edd188435427a632c874727}} 
\index{UART.h@{UART.h}!MAX\_ATTEMPTS\_UART@{MAX\_ATTEMPTS\_UART}}
\index{MAX\_ATTEMPTS\_UART@{MAX\_ATTEMPTS\_UART}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{MAX\_ATTEMPTS\_UART}{MAX\_ATTEMPTS\_UART}}
{\footnotesize\ttfamily \#define MAX\+\_\+\+ATTEMPTS\+\_\+\+UART~10}

\mbox{\Hypertarget{UART_8h_a65364db1603cde6f6533cb61bcfcf553}\label{UART_8h_a65364db1603cde6f6533cb61bcfcf553}} 
\index{UART.h@{UART.h}!MCR@{MCR}}
\index{MCR@{MCR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \#define MCR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x04)}

\mbox{\Hypertarget{UART_8h_ad4806a0bfd996121bc27d2466393207e}\label{UART_8h_ad4806a0bfd996121bc27d2466393207e}} 
\index{UART.h@{UART.h}!MSR@{MSR}}
\index{MSR@{MSR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{MSR}{MSR}}
{\footnotesize\ttfamily \#define MSR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x06)}

\mbox{\Hypertarget{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}\label{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}} 
\index{UART.h@{UART.h}!RBR@{RBR}}
\index{RBR@{RBR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{RBR}{RBR}}
{\footnotesize\ttfamily \#define RBR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x00)}

\mbox{\Hypertarget{UART_8h_abaed93a16a0cde13f32bc4dc48b96804}\label{UART_8h_abaed93a16a0cde13f32bc4dc48b96804}} 
\index{UART.h@{UART.h}!SR@{SR}}
\index{SR@{SR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \#define SR~(\mbox{\hyperlink{UART_8h_aff2bfed027a9e9c4a9e89485a63356ad}{COM1\+\_\+\+BASE\+\_\+\+ADDR}} + 0x07)}

\mbox{\Hypertarget{UART_8h_a5e9787adf3c9afcc4b781e85bb545b35}\label{UART_8h_a5e9787adf3c9afcc4b781e85bb545b35}} 
\index{UART.h@{UART.h}!THR@{THR}}
\index{THR@{THR}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{THR}{THR}}
{\footnotesize\ttfamily \#define THR~\mbox{\hyperlink{UART_8h_aa6f7e7a9f4551d6151f9d45362118a50}{RBR}}}

\mbox{\Hypertarget{UART_8h_a83b8f35e350a7dcb97c4018ee2530476}\label{UART_8h_a83b8f35e350a7dcb97c4018ee2530476}} 
\index{UART.h@{UART.h}!WAIT\_UART@{WAIT\_UART}}
\index{WAIT\_UART@{WAIT\_UART}!UART.h@{UART.h}}
\doxysubsubsection{\texorpdfstring{WAIT\_UART}{WAIT\_UART}}
{\footnotesize\ttfamily \#define WAIT\+\_\+\+UART~20000}

