<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="240" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln42 = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="6">
<![CDATA[
:5  %zext_ln42_1_cast14 = zext i6 %input_width_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln42_1_cast14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="5">
<![CDATA[
:6  %zext_ln51 = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="5">
<![CDATA[
:7  %zext_ln51_1_cast = zext i5 %output_width_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln51_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="5">
<![CDATA[
:8  %empty = trunc i5 %output_width_read to i4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="5">
<![CDATA[
:9  %empty_60 = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:10  %zext_ln4 = zext i4 %empty_60 to i8

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:11  %zext_ln4_2 = zext i4 %empty to i8

]]></Node>
<StgValue><ssdm name="zext_ln4_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %mul_ln4 = mul i8 %zext_ln4, %zext_ln4_2

]]></Node>
<StgValue><ssdm name="mul_ln4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:13  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %icmp_ln33 = icmp eq i4 %empty, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten48 = phi i11 [ 0, %0 ], [ %add_ln23, %branch8 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:1  %out_d_0 = phi i4 [ 0, %0 ], [ %select_ln24_9, %branch8 ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader5:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln32_14, %branch8 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:3  %out_h_0 = phi i4 [ 0, %0 ], [ %select_ln32, %branch8 ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:4  %out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %branch8 ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="4">
<![CDATA[
.preheader5:6  %zext_ln51_2 = zext i4 %out_d_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="4">
<![CDATA[
.preheader5:7  %zext_ln27 = zext i4 %out_d_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="4">
<![CDATA[
.preheader5:8  %trunc_ln27 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader5:9  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:10  %add_ln27 = add i6 %zext_ln27, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:11  %mul_ln42 = mul i7 %zext_ln51_2, %zext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="4">
<![CDATA[
.preheader5:13  %zext_ln42_2_cast = zext i4 %out_h_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln42_2_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:14  %tmp_0_0 = add i7 %zext_ln42_2_cast, %mul_ln42

]]></Node>
<StgValue><ssdm name="tmp_0_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:16  %icmp_ln23 = icmp eq i11 %indvar_flatten48, %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:0  %out_d = add i4 1, %out_d_0

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:3  %icmp_ln32 = icmp eq i8 %indvar_flatten, %mul_ln4

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch8:4  %select_ln24 = select i1 %icmp_ln32, i4 0, i4 %out_h_0

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="4">
<![CDATA[
branch8:6  %zext_ln51_4 = zext i4 %out_d to i7

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="4">
<![CDATA[
branch8:7  %zext_ln27_4 = zext i4 %out_d to i6

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="4">
<![CDATA[
branch8:8  %trunc_ln27_2 = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch8:9  %shl_ln27_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln27_mid1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:10  %add_ln27_2 = add i6 %zext_ln27_4, %shl_ln27_mid1

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch8:11  %select_ln24_8 = select i1 %icmp_ln32, i6 %add_ln27_2, i6 %add_ln27

]]></Node>
<StgValue><ssdm name="select_ln24_8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
branch8:12  %zext_ln24 = zext i6 %select_ln24_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:13  %kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="7">
<![CDATA[
branch8:14  %kernel_load = load i16* %kernel_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:61  %mul_ln42_18 = mul i7 %zext_ln51_4, %zext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch8:62  %select_ln24_10 = select i1 %icmp_ln32, i7 %mul_ln42_18, i7 %mul_ln42

]]></Node>
<StgValue><ssdm name="select_ln24_10"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch8:65  %select_ln24_12 = select i1 %icmp_ln32, i7 %mul_ln42_18, i7 %tmp_0_0

]]></Node>
<StgValue><ssdm name="select_ln24_12"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:67  %icmp_ln33_2 = icmp eq i4 %out_w_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
branch8:68  %select_ln24_14 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_2

]]></Node>
<StgValue><ssdm name="select_ln24_14"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:69  %out_h = add i4 1, %select_ln24

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:70  %empty_62 = or i1 %select_ln24_14, %icmp_ln32

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch8:71  %out_w_0_mid2 = select i1 %empty_62, i4 0, i4 %out_w_0

]]></Node>
<StgValue><ssdm name="out_w_0_mid2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="4">
<![CDATA[
branch8:72  %zext_ln42_2_cast_mid = zext i4 %out_h to i7

]]></Node>
<StgValue><ssdm name="zext_ln42_2_cast_mid"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:73  %tmp_0_0_mid1 = add i7 %zext_ln42_2_cast_mid, %select_ln24_10

]]></Node>
<StgValue><ssdm name="tmp_0_0_mid1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch8:74  %tmp12_0_0_mid2_v_v = select i1 %select_ln24_14, i7 %tmp_0_0_mid1, i7 %select_ln24_12

]]></Node>
<StgValue><ssdm name="tmp12_0_0_mid2_v_v"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:169  %add_ln32_2 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="7">
<![CDATA[
branch8:14  %kernel_load = load i16* %kernel_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="6">
<![CDATA[
branch8:16  %zext_ln24_19 = zext i6 %select_ln24_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln24_19"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:17  %add_ln24 = add i7 1, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
branch8:18  %zext_ln24_10 = zext i7 %add_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_10"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:19  %kernel_addr_9 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_10

]]></Node>
<StgValue><ssdm name="kernel_addr_9"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="7">
<![CDATA[
branch8:20  %kernel_load_9 = load i16* %kernel_addr_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_9"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:22  %add_ln24_8 = add i7 2, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
branch8:23  %zext_ln24_11 = zext i7 %add_ln24_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_11"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:24  %kernel_addr_10 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_11

]]></Node>
<StgValue><ssdm name="kernel_addr_10"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="7">
<![CDATA[
branch8:25  %kernel_load_10 = load i16* %kernel_addr_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_10"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="7">
<![CDATA[
branch8:75  %tmp12_0_0_mid2_v = zext i7 %tmp12_0_0_mid2_v_v to i11

]]></Node>
<StgValue><ssdm name="tmp12_0_0_mid2_v"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:76  %tmp12_0_0_mid2 = mul i11 %zext_ln42_1_cast14, %tmp12_0_0_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_0_0_mid2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:77  %tmp12_1_0_mid2_v_v = add i7 1, %tmp12_0_0_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp12_1_0_mid2_v_v"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="7">
<![CDATA[
branch8:78  %tmp12_1_0_mid2_v = zext i7 %tmp12_1_0_mid2_v_v to i11

]]></Node>
<StgValue><ssdm name="tmp12_1_0_mid2_v"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:79  %tmp12_1_0_mid2 = mul i11 %zext_ln42_1_cast14, %tmp12_1_0_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_1_0_mid2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="4">
<![CDATA[
branch8:88  %zext_ln40 = zext i4 %out_w_0_mid2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:89  %add_ln42 = add i11 %zext_ln40, %tmp12_0_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
branch8:90  %zext_ln42_12 = zext i11 %add_ln42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:91  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_12

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="14">
<![CDATA[
branch8:92  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:96  %out_w = add i4 1, %out_w_0_mid2

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="4">
<![CDATA[
branch8:97  %zext_ln42_13 = zext i4 %out_w to i11

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:98  %add_ln42_12 = add i11 %tmp12_0_0_mid2, %zext_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="11">
<![CDATA[
branch8:99  %zext_ln42_14 = zext i11 %add_ln42_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:100  %input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_14

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
branch8:101  %input_load_9 = load i16* %input_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:12  %mul_ln51 = mul i7 %zext_ln51_2, %zext_ln51

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="select_ln24_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:15  %tmp13 = add i7 %zext_ln42_2_cast, %mul_ln51

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:17  %add_ln23 = add i11 1, %indvar_flatten48

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:18  br i1 %icmp_ln23, label %1, label %branch8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="7">
<![CDATA[
branch8:20  %kernel_load_9 = load i16* %kernel_addr_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_9"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="7">
<![CDATA[
branch8:25  %kernel_load_10 = load i16* %kernel_addr_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_10"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:27  %add_ln24_9 = add i7 3, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_9"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
branch8:28  %zext_ln24_12 = zext i7 %add_ln24_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_12"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:29  %kernel_addr_11 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_12

]]></Node>
<StgValue><ssdm name="kernel_addr_11"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="7">
<![CDATA[
branch8:30  %kernel_load_11 = load i16* %kernel_addr_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_11"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:32  %add_ln24_10 = add i7 4, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_10"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="7">
<![CDATA[
branch8:33  %zext_ln24_13 = zext i7 %add_ln24_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_13"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:34  %kernel_addr_12 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_13

]]></Node>
<StgValue><ssdm name="kernel_addr_12"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="7">
<![CDATA[
branch8:35  %kernel_load_12 = load i16* %kernel_addr_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_12"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:80  %tmp12_2_0_mid2_v_v = add i7 2, %tmp12_0_0_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp12_2_0_mid2_v_v"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="7">
<![CDATA[
branch8:81  %tmp12_2_0_mid2_v = zext i7 %tmp12_2_0_mid2_v_v to i11

]]></Node>
<StgValue><ssdm name="tmp12_2_0_mid2_v"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:82  %tmp12_2_0_mid2 = mul i11 %zext_ln42_1_cast14, %tmp12_2_0_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_2_0_mid2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="14">
<![CDATA[
branch8:92  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
branch8:101  %input_load_9 = load i16* %input_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:105  %add_ln42_13 = add i4 2, %out_w_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="4">
<![CDATA[
branch8:106  %zext_ln42_15 = zext i4 %add_ln42_13 to i11

]]></Node>
<StgValue><ssdm name="zext_ln42_15"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:107  %add_ln42_14 = add i11 %tmp12_0_0_mid2, %zext_ln42_15

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="11">
<![CDATA[
branch8:108  %zext_ln42_16 = zext i11 %add_ln42_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_16"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:109  %input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_16

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
branch8:110  %input_load_10 = load i16* %input_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:114  %add_ln42_15 = add i11 %zext_ln40, %tmp12_1_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
branch8:115  %zext_ln42_17 = zext i11 %add_ln42_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_17"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:116  %input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="14">
<![CDATA[
branch8:117  %input_load_11 = load i16* %input_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="16">
<![CDATA[
branch8:15  %sext_ln24 = sext i16 %kernel_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="16">
<![CDATA[
branch8:21  %sext_ln24_9 = sext i16 %kernel_load_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_9"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="7">
<![CDATA[
branch8:30  %kernel_load_11 = load i16* %kernel_addr_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_11"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="7">
<![CDATA[
branch8:35  %kernel_load_12 = load i16* %kernel_addr_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_12"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:37  %add_ln24_11 = add i7 5, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_11"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
branch8:38  %zext_ln24_14 = zext i7 %add_ln24_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_14"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:39  %kernel_addr_13 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_14

]]></Node>
<StgValue><ssdm name="kernel_addr_13"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="7">
<![CDATA[
branch8:40  %kernel_load_13 = load i16* %kernel_addr_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_13"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:42  %add_ln24_12 = add i7 6, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_12"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
branch8:43  %zext_ln24_15 = zext i7 %add_ln24_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_15"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:44  %kernel_addr_14 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_15

]]></Node>
<StgValue><ssdm name="kernel_addr_14"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
branch8:45  %kernel_load_14 = load i16* %kernel_addr_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_14"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:63  %mul_ln51_2 = mul i7 %zext_ln51_4, %zext_ln51

]]></Node>
<StgValue><ssdm name="mul_ln51_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch8:64  %select_ln24_11 = select i1 %icmp_ln32, i7 %mul_ln51_2, i7 %mul_ln51

]]></Node>
<StgValue><ssdm name="select_ln24_11"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch8:66  %select_ln24_13 = select i1 %icmp_ln32, i7 %mul_ln51_2, i7 %tmp13

]]></Node>
<StgValue><ssdm name="select_ln24_13"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:83  %tmp13_mid1 = add i7 %zext_ln42_2_cast_mid, %select_ln24_11

]]></Node>
<StgValue><ssdm name="tmp13_mid1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch8:84  %tmp14_mid2_v_v = select i1 %select_ln24_14, i7 %tmp13_mid1, i7 %select_ln24_13

]]></Node>
<StgValue><ssdm name="tmp14_mid2_v_v"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="16">
<![CDATA[
branch8:93  %sext_ln42 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:94  %mul_ln42_9 = mul i30 %sext_ln42, %sext_ln24

]]></Node>
<StgValue><ssdm name="mul_ln42_9"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:95  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_9, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="16">
<![CDATA[
branch8:102  %sext_ln42_9 = sext i16 %input_load_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_9"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:103  %mul_ln42_10 = mul i30 %sext_ln42_9, %sext_ln24_9

]]></Node>
<StgValue><ssdm name="mul_ln42_10"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:104  %trunc_ln51_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_10, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_9"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
branch8:110  %input_load_10 = load i16* %input_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="14">
<![CDATA[
branch8:117  %input_load_11 = load i16* %input_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:121  %add_ln42_16 = add i11 %tmp12_1_0_mid2, %zext_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="11">
<![CDATA[
branch8:122  %zext_ln42_18 = zext i11 %add_ln42_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_18"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:123  %input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_18

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="14">
<![CDATA[
branch8:124  %input_load_12 = load i16* %input_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:128  %add_ln42_17 = add i11 %tmp12_1_0_mid2, %zext_ln42_15

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="11">
<![CDATA[
branch8:129  %zext_ln42_19 = zext i11 %add_ln42_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_19"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:130  %input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_19

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
branch8:131  %input_load_13 = load i16* %input_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="16">
<![CDATA[
branch8:26  %sext_ln24_10 = sext i16 %kernel_load_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_10"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="16">
<![CDATA[
branch8:31  %sext_ln24_11 = sext i16 %kernel_load_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_11"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="7">
<![CDATA[
branch8:40  %kernel_load_13 = load i16* %kernel_addr_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_13"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
branch8:45  %kernel_load_14 = load i16* %kernel_addr_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_14"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:47  %add_ln24_13 = add i7 7, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_13"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
branch8:48  %zext_ln24_16 = zext i7 %add_ln24_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_16"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:49  %kernel_addr_15 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_16

]]></Node>
<StgValue><ssdm name="kernel_addr_15"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="7">
<![CDATA[
branch8:50  %kernel_load_15 = load i16* %kernel_addr_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_15"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch8:52  %add_ln24_14 = add i7 8, %zext_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln24_14"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="7">
<![CDATA[
branch8:53  %zext_ln24_17 = zext i7 %add_ln24_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_17"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:54  %kernel_addr_16 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_17

]]></Node>
<StgValue><ssdm name="kernel_addr_16"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="7">
<![CDATA[
branch8:55  %kernel_load_16 = load i16* %kernel_addr_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_16"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch8:57  %select_ln24_9 = select i1 %icmp_ln32, i4 %out_d, i4 %out_d_0

]]></Node>
<StgValue><ssdm name="select_ln24_9"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch8:87  %select_ln32 = select i1 %select_ln24_14, i4 %out_h, i4 %select_ln24

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="16">
<![CDATA[
branch8:111  %sext_ln42_10 = sext i16 %input_load_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_10"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:112  %mul_ln42_11 = mul i30 %sext_ln42_10, %sext_ln24_10

]]></Node>
<StgValue><ssdm name="mul_ln42_11"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:113  %trunc_ln51_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_11, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_s"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="30" op_0_bw="16">
<![CDATA[
branch8:118  %sext_ln42_11 = sext i16 %input_load_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_11"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:119  %mul_ln42_12 = mul i30 %sext_ln42_11, %sext_ln24_11

]]></Node>
<StgValue><ssdm name="mul_ln42_12"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:120  %trunc_ln51_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_12, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_8"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="14">
<![CDATA[
branch8:124  %input_load_12 = load i16* %input_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
branch8:131  %input_load_13 = load i16* %input_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:135  %add_ln42_18 = add i11 %zext_ln40, %tmp12_2_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="11">
<![CDATA[
branch8:136  %zext_ln42_20 = zext i11 %add_ln42_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_20"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:137  %input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_20

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
branch8:138  %input_load_14 = load i16* %input_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:142  %add_ln42_19 = add i11 %tmp12_2_0_mid2, %zext_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="11">
<![CDATA[
branch8:143  %zext_ln42_21 = zext i11 %add_ln42_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_21"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:144  %input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_21

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="14">
<![CDATA[
branch8:145  %input_load_15 = load i16* %input_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:149  %add_ln42_20 = add i11 %tmp12_2_0_mid2, %zext_ln42_15

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch8:170  %select_ln32_14 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_2

]]></Node>
<StgValue><ssdm name="select_ln32_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="16">
<![CDATA[
branch8:36  %sext_ln24_12 = sext i16 %kernel_load_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_12"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="30" op_0_bw="16">
<![CDATA[
branch8:41  %sext_ln24_13 = sext i16 %kernel_load_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_13"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="7">
<![CDATA[
branch8:50  %kernel_load_15 = load i16* %kernel_addr_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_15"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="7">
<![CDATA[
branch8:55  %kernel_load_16 = load i16* %kernel_addr_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_16"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
branch8:58  %zext_ln24_18 = zext i4 %select_ln24_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_18"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:59  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln24_18

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="3">
<![CDATA[
branch8:60  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="16">
<![CDATA[
branch8:125  %sext_ln42_12 = sext i16 %input_load_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_12"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:126  %mul_ln42_13 = mul i30 %sext_ln42_12, %sext_ln24_12

]]></Node>
<StgValue><ssdm name="mul_ln42_13"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:127  %trunc_ln51_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_13, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="30" op_0_bw="16">
<![CDATA[
branch8:132  %sext_ln42_13 = sext i16 %input_load_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_13"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:133  %mul_ln42_14 = mul i30 %sext_ln42_13, %sext_ln24_13

]]></Node>
<StgValue><ssdm name="mul_ln42_14"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:134  %trunc_ln51_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_14, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
branch8:138  %input_load_14 = load i16* %input_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="14">
<![CDATA[
branch8:145  %input_load_15 = load i16* %input_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="11">
<![CDATA[
branch8:150  %zext_ln42_22 = zext i11 %add_ln42_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_22"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:151  %input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_22

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="14">
<![CDATA[
branch8:152  %input_load_16 = load i16* %input_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:157  %add_ln51_10 = add i16 %trunc_ln51_8, %trunc_ln51_s

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="16">
<![CDATA[
branch8:46  %sext_ln24_14 = sext i16 %kernel_load_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_14"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="16">
<![CDATA[
branch8:51  %sext_ln24_15 = sext i16 %kernel_load_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_15"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="3">
<![CDATA[
branch8:60  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="16">
<![CDATA[
branch8:139  %sext_ln42_14 = sext i16 %input_load_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_14"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:140  %mul_ln42_15 = mul i30 %sext_ln42_14, %sext_ln24_14

]]></Node>
<StgValue><ssdm name="mul_ln42_15"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:141  %trunc_ln51_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_15, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="30" op_0_bw="16">
<![CDATA[
branch8:146  %sext_ln42_15 = sext i16 %input_load_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_15"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:147  %mul_ln42_16 = mul i30 %sext_ln42_15, %sext_ln24_15

]]></Node>
<StgValue><ssdm name="mul_ln42_16"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:148  %trunc_ln51_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_16, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="14">
<![CDATA[
branch8:152  %input_load_16 = load i16* %input_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:156  %add_ln51_9 = add i16 %trunc_ln, %bias_load

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:158  %add_ln51_11 = add i16 %trunc_ln51_9, %add_ln51_10

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:159  %add_ln51_12 = add i16 %add_ln51_9, %add_ln51_11

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:160  %add_ln51_13 = add i16 %trunc_ln51_2, %trunc_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="16">
<![CDATA[
branch8:56  %sext_ln24_16 = sext i16 %kernel_load_16 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_16"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="7">
<![CDATA[
branch8:85  %tmp14_mid2_v = zext i7 %tmp14_mid2_v_v to i11

]]></Node>
<StgValue><ssdm name="tmp14_mid2_v"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:86  %tmp14_mid2 = mul i11 %zext_ln51_1_cast, %tmp14_mid2_v

]]></Node>
<StgValue><ssdm name="tmp14_mid2"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="16">
<![CDATA[
branch8:153  %sext_ln42_16 = sext i16 %input_load_16 to i30

]]></Node>
<StgValue><ssdm name="sext_ln42_16"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
branch8:154  %mul_ln42_17 = mul i30 %sext_ln42_16, %sext_ln24_16

]]></Node>
<StgValue><ssdm name="mul_ln42_17"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:155  %trunc_ln51_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_17, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln51_5"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:165  %add_ln51 = add i11 %zext_ln40, %tmp14_mid2

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="228" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:161  %add_ln51_14 = add i16 %trunc_ln51_5, %trunc_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:162  %add_ln51_15 = add i16 %trunc_ln51_3, %add_ln51_14

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:163  %add_ln51_16 = add i16 %add_ln51_13, %add_ln51_15

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:164  %add_ln51_17 = add i16 %add_ln51_12, %add_ln51_16

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch8:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch8:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch8:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="11">
<![CDATA[
branch8:166  %zext_ln51_3 = zext i11 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:167  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
branch8:168  store i16 %add_ln51_17, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch8:171  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
