$comment
	File created using the following command:
		vcd file alufinal.msim.vcd -direction
$end
$date
	Thu Nov 17 10:08:17 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alufinal_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ HEX0 [0] $end
$var wire 1 % HEX0 [1] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [3] $end
$var wire 1 ( HEX0 [4] $end
$var wire 1 ) HEX0 [5] $end
$var wire 1 * HEX0 [6] $end
$var wire 1 + HEX1 [0] $end
$var wire 1 , HEX1 [1] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [3] $end
$var wire 1 / HEX1 [4] $end
$var wire 1 0 HEX1 [5] $end
$var wire 1 1 HEX1 [6] $end
$var wire 1 2 NZVC [3] $end
$var wire 1 3 NZVC [2] $end
$var wire 1 4 NZVC [1] $end
$var wire 1 5 NZVC [0] $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = HEX0[6]~output_o $end
$var wire 1 > HEX0[5]~output_o $end
$var wire 1 ? HEX0[4]~output_o $end
$var wire 1 @ HEX0[3]~output_o $end
$var wire 1 A HEX0[2]~output_o $end
$var wire 1 B HEX0[1]~output_o $end
$var wire 1 C HEX0[0]~output_o $end
$var wire 1 D HEX1[6]~output_o $end
$var wire 1 E HEX1[5]~output_o $end
$var wire 1 F HEX1[4]~output_o $end
$var wire 1 G HEX1[3]~output_o $end
$var wire 1 H HEX1[2]~output_o $end
$var wire 1 I HEX1[1]~output_o $end
$var wire 1 J HEX1[0]~output_o $end
$var wire 1 K NZVC[0]~output_o $end
$var wire 1 L NZVC[1]~output_o $end
$var wire 1 M NZVC[2]~output_o $end
$var wire 1 N NZVC[3]~output_o $end
$var wire 1 O ALU_Sel[2]~input_o $end
$var wire 1 P ALU_Sel[1]~input_o $end
$var wire 1 Q Alutest|Equal0~1_combout $end
$var wire 1 R Alutest|Equal0~1clkctrl_outclk $end
$var wire 1 S B[1]~input_o $end
$var wire 1 T ALU_Sel[0]~input_o $end
$var wire 1 U Alutest|Add0|auto_generated|_~1_combout $end
$var wire 1 V A[1]~input_o $end
$var wire 1 W B[0]~input_o $end
$var wire 1 X Alutest|Add0|auto_generated|_~0_combout $end
$var wire 1 Y A[0]~input_o $end
$var wire 1 Z Alutest|Equal0~0_combout $end
$var wire 1 [ Alutest|Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 \ Alutest|Add0|auto_generated|result_int[1]~3 $end
$var wire 1 ] Alutest|Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 ^ A[3]~input_o $end
$var wire 1 _ B[3]~input_o $end
$var wire 1 ` Alutest|Add0|auto_generated|_~3_combout $end
$var wire 1 a A[2]~input_o $end
$var wire 1 b B[2]~input_o $end
$var wire 1 c Alutest|Add0|auto_generated|_~2_combout $end
$var wire 1 d Alutest|Add0|auto_generated|result_int[2]~5 $end
$var wire 1 e Alutest|Add0|auto_generated|result_int[3]~7 $end
$var wire 1 f Alutest|Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 g Alutest|Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 h Alutest|Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 i salida0|Mux6~0_combout $end
$var wire 1 j salida0|Mux5~0_combout $end
$var wire 1 k salida0|Mux4~0_combout $end
$var wire 1 l salida0|Mux3~0_combout $end
$var wire 1 m salida0|Mux2~0_combout $end
$var wire 1 n salida0|Mux1~0_combout $end
$var wire 1 o salida0|Mux0~0_combout $end
$var wire 1 p A[7]~input_o $end
$var wire 1 q B[7]~input_o $end
$var wire 1 r Alutest|Add0|auto_generated|_~7_combout $end
$var wire 1 s A[6]~input_o $end
$var wire 1 t B[6]~input_o $end
$var wire 1 u Alutest|Add0|auto_generated|_~6_combout $end
$var wire 1 v A[5]~input_o $end
$var wire 1 w B[5]~input_o $end
$var wire 1 x Alutest|Add0|auto_generated|_~5_combout $end
$var wire 1 y A[4]~input_o $end
$var wire 1 z B[4]~input_o $end
$var wire 1 { Alutest|Add0|auto_generated|_~4_combout $end
$var wire 1 | Alutest|Add0|auto_generated|result_int[4]~9 $end
$var wire 1 } Alutest|Add0|auto_generated|result_int[5]~11 $end
$var wire 1 ~ Alutest|Add0|auto_generated|result_int[6]~13 $end
$var wire 1 !! Alutest|Add0|auto_generated|result_int[7]~15 $end
$var wire 1 "! Alutest|Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 #! Alutest|Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 $! Alutest|Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 %! Alutest|Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 &! salida1|Mux6~0_combout $end
$var wire 1 '! salida1|Mux5~0_combout $end
$var wire 1 (! salida1|Mux4~0_combout $end
$var wire 1 )! salida1|Mux3~0_combout $end
$var wire 1 *! salida1|Mux2~0_combout $end
$var wire 1 +! salida1|Mux1~0_combout $end
$var wire 1 ,! salida1|Mux0~0_combout $end
$var wire 1 -! Alutest|Add0|auto_generated|result_int[8]~17 $end
$var wire 1 .! Alutest|Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 /! Alutest|LessThan0~1_cout $end
$var wire 1 0! Alutest|LessThan0~3_cout $end
$var wire 1 1! Alutest|LessThan0~5_cout $end
$var wire 1 2! Alutest|LessThan0~7_cout $end
$var wire 1 3! Alutest|LessThan0~9_cout $end
$var wire 1 4! Alutest|LessThan0~11_cout $end
$var wire 1 5! Alutest|LessThan0~13_cout $end
$var wire 1 6! Alutest|LessThan0~14_combout $end
$var wire 1 7! Alutest|Add1~1 $end
$var wire 1 8! Alutest|Add1~3 $end
$var wire 1 9! Alutest|Add1~5 $end
$var wire 1 :! Alutest|Add1~7 $end
$var wire 1 ;! Alutest|Add1~9 $end
$var wire 1 <! Alutest|Add1~11 $end
$var wire 1 =! Alutest|Add1~13 $end
$var wire 1 >! Alutest|Add1~14_combout $end
$var wire 1 ?! Alutest|NZVC[1]~1_combout $end
$var wire 1 @! Alutest|NZVC[1]~2_combout $end
$var wire 1 A! Alutest|Add0~1 $end
$var wire 1 B! Alutest|Add0~3 $end
$var wire 1 C! Alutest|Add0~5 $end
$var wire 1 D! Alutest|Add0~7 $end
$var wire 1 E! Alutest|Add0~9 $end
$var wire 1 F! Alutest|Add0~11 $end
$var wire 1 G! Alutest|Add0~13 $end
$var wire 1 H! Alutest|Add0~14_combout $end
$var wire 1 I! Alutest|NZVC[1]~0_combout $end
$var wire 1 J! Alutest|Add0~12_combout $end
$var wire 1 K! Alutest|Add0~8_combout $end
$var wire 1 L! Alutest|Add0~6_combout $end
$var wire 1 M! Alutest|Add0~10_combout $end
$var wire 1 N! Alutest|Add0~4_combout $end
$var wire 1 O! Alutest|NZVC[2]~4_combout $end
$var wire 1 P! Alutest|Add0~2_combout $end
$var wire 1 Q! Alutest|Add0~0_combout $end
$var wire 1 R! Alutest|NZVC[2]~3_combout $end
$var wire 1 S! Alutest|NZVC[2]~5_combout $end
$var wire 1 T! Alutest|Add1~2_combout $end
$var wire 1 U! Alutest|Add1~0_combout $end
$var wire 1 V! Alutest|NZVC[2]~6_combout $end
$var wire 1 W! Alutest|Add1~6_combout $end
$var wire 1 X! Alutest|Add1~10_combout $end
$var wire 1 Y! Alutest|Add1~4_combout $end
$var wire 1 Z! Alutest|Add1~8_combout $end
$var wire 1 [! Alutest|NZVC[2]~7_combout $end
$var wire 1 \! Alutest|Add1~12_combout $end
$var wire 1 ]! Alutest|NZVC[2]~8_combout $end
$var wire 1 ^! Alutest|NZVC [3] $end
$var wire 1 _! Alutest|NZVC [2] $end
$var wire 1 `! Alutest|NZVC [1] $end
$var wire 1 a! Alutest|NZVC [0] $end
$var wire 1 b! Alutest|Result [7] $end
$var wire 1 c! Alutest|Result [6] $end
$var wire 1 d! Alutest|Result [5] $end
$var wire 1 e! Alutest|Result [4] $end
$var wire 1 f! Alutest|Result [3] $end
$var wire 1 g! Alutest|Result [2] $end
$var wire 1 h! Alutest|Result [1] $end
$var wire 1 i! Alutest|Result [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b0 "
b1 #
0*
0)
1(
0'
0&
1%
0$
11
00
0/
0.
0-
0,
0+
05
04
03
02
x6
07
18
x9
1:
1;
1<
0=
0>
1?
0@
0A
1B
0C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
1R
0S
0T
1U
0V
1W
0X
0Y
1Z
0[
1\
0]
0^
0_
1`
1a
0b
1c
0d
1e
0f
1g
1h
1i
0j
1k
0l
0m
1n
0o
0p
0q
1r
0s
0t
1u
0v
0w
1x
0y
0z
1{
0|
1}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
12!
03!
14!
05!
06!
07!
18!
19!
0:!
1;!
0<!
1=!
0>!
1?!
1@!
0A!
1B!
0C!
1D!
0E!
1F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
1Q!
0R!
0S!
1T!
1U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0a!
0`!
0_!
z^!
1i!
0h!
1g!
0f!
0e!
0d!
0c!
0b!
$end
#20000000
