Determining the location of the ModelSim executable...

Using: E:\quartus\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off fir -c fir --vector_source="E:/fpga/labs/fir_full/Waveform.vwf" --testbench_file="E:/fpga/labs/fir_full/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Jan 30 14:47:10 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off fir -c fir --vector_source=E:/fpga/labs/fir_full/Waveform.vwf --testbench_file=E:/fpga/labs/fir_full/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

t pin "dac_in[11]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/fpga/labs/fir_full/simulation/qsim/" fir -c fir

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Jan 30 14:47:13 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=E:/fpga/labs/fir_full/simulation/qsim/ fir -c fir
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file fir.vo in folder "E:/fpga/labs/fir_full/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Wed Jan 30 14:47:15 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/fpga/labs/fir_full/simulation/qsim/fir.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

E:/quartus/modelsim_ase/win32aloem/vsim -c -do fir.do

Reading E:/quartus/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do fir.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:18 on Jan 30,2019
# vlog -work work fir.vo 
# -- Compiling module top

# -- Compiling module hard_block

# 
# Top level modules:
# 	top
# End time: 14:47:19 on Jan 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:19 on Jan 30,2019
# vlog -work work Waveform.vwf.vt 

# -- Compiling module top_vlg_vec_tst

# 
# Top level modules:
# 	top_vlg_vec_tst
# End time: 14:47:20 on Jan 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L stratixiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_vlg_vec_tst 
# Start time: 14:47:20 on Jan 30,2019
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading work.hard_block
# Loading stratixiv_ver.stratixiv_io_obuf
# Loading stratixiv_ver.stratixiv_io_ibuf
# Loading stratixiv_ver.stratixiv_clkena
# Loading stratixiv_ver.stratixiv_ena_reg
# Loading stratixiv_ver.stratixiv_and2
# Loading stratixiv_ver.stratixiv_lcell_comb
# Loading altera_ver.dffeas
# Loading stratixiv_ver.stratixiv_ram_block
# Loading stratixiv_ver.stratixiv_ram_register
# Loading stratixiv_ver.stratixiv_ram_pulse_generator
# Loading stratixiv_ver.stratixiv_mac_mult
# Loading stratixiv_ver.stratixiv_mac_register
# Loading stratixiv_ver.stratixiv_mac_multiplier
# Loading stratixiv_ver.stratixiv_mac_out
# Loading stratixiv_ver.stratixiv_fsa_isse
# Loading stratixiv_ver.stratixiv_first_stage_add_sub
# Loading stratixiv_ver.stratixiv_second_stage_add_accum
# Loading stratixiv_ver.stratixiv_round_saturate_block
# Loading stratixiv_ver.stratixiv_round_block
# Loading stratixiv_ver.stratixiv_saturate_block
# Loading stratixiv_ver.stratixiv_carry_chain_adder
# Loading stratixiv_ver.stratixiv_rotate_shift_block
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 18357 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#26

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 2160000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 3910000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 5580000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 7250000 ps

# Simulation time: 8920000 ps

# Simulation time: 8920000 ps

# Simulation time: 8920000 ps

# Simulation time: 8920000 ps

# Simulation time: 8920000 ps

# ** Note: $finish    : Waveform.vwf.vt(48)
#    Time: 10 us  Iteration: 0  Instance: /top_vlg_vec_tst
# End time: 14:49:15 on Jan 30,2019, Elapsed time: 0:01:55
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/fpga/labs/fir_full/Waveform.vwf...

Reading E:/fpga/labs/fir_full/simulation/qsim/fir.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/fpga/labs/fir_full/simulation/qsim/fir_20190130144915.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.