// Seed: 1360160183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
);
  tri0 id_3;
  wire id_4;
  generate
    initial begin : LABEL_0
      deassign id_3;
      id_3 = 1'b0;
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wire  id_0,
    output uwire id_1
);
  assign id_1 = id_3;
endmodule
module module_3 #(
    parameter id_15 = 32'd86,
    parameter id_16 = 32'd77
) (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply1 id_12,
    output wand id_13
);
  defparam id_15.id_16 = id_15;
  module_2 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
