 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Thu Nov 23 18:48:46 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gray_addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  counter_reg[1]/CK (DFFRX1)                              0.00       0.50 r
  counter_reg[1]/QN (DFFRX1)                              0.70       1.20 r
  U331/Y (NOR2X1)                                         0.32       1.52 f
  U495/Y (INVX3)                                          0.22       1.74 r
  U496/Y (NOR2X2)                                         0.16       1.90 f
  U407/Y (CLKAND2X3)                                      0.54       2.44 f
  U348/Y (INVXL)                                          0.53       2.97 r
  U502/Y (NAND3X4)                                        0.43       3.40 f
  DP_OP_184J1_123_1844/U15/CO (ADDFXL)                    0.85       4.25 f
  DP_OP_184J1_123_1844/U14/CO (ADDFX1)                    0.39       4.64 f
  DP_OP_184J1_123_1844/U13/CO (ADDFXL)                    0.51       5.15 f
  DP_OP_184J1_123_1844/U12/CO (ADDFX1)                    0.39       5.54 f
  DP_OP_184J1_123_1844/U11/CO (ADDFXL)                    0.51       6.04 f
  DP_OP_184J1_123_1844/U10/CO (ADDFX1)                    0.39       6.43 f
  DP_OP_184J1_123_1844/U9/CO (ADDFXL)                     0.51       6.94 f
  DP_OP_184J1_123_1844/U8/CO (ADDFHX2)                    0.28       7.22 f
  DP_OP_184J1_123_1844/U7/CO (ADDFXL)                     0.48       7.70 f
  DP_OP_184J1_123_1844/U6/CO (ADDFXL)                     0.53       8.24 f
  DP_OP_184J1_123_1844/U5/CO (ADDFX1)                     0.39       8.63 f
  DP_OP_184J1_123_1844/U4/CO (ADDFX1)                     0.37       8.99 f
  DP_OP_184J1_123_1844/U3/CO (ADDFX1)                     0.36       9.35 f
  U515/Y (XOR2X1)                                         0.21       9.57 r
  U487/Y (NAND2XL)                                        0.23       9.80 f
  U491/Y (OAI211XL)                                       0.31      10.10 r
  gray_addr_reg[13]/D (DFFRX1)                            0.00      10.10 r
  data arrival time                                                 10.10

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  gray_addr_reg[13]/CK (DFFRX1)                           0.00      10.40 r
  library setup time                                     -0.29      10.11
  data required time                                                10.11
  --------------------------------------------------------------------------
  data required time                                                10.11
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
