#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Apr 17 09:54:32 2017
# Process ID: 2072
# Current directory: C:/Users/AliAkbar/Desktop/project_1/project_1.runs/synth_2
# Command line: vivado.exe -log bcd_multiplier_seq.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcd_multiplier_seq.tcl
# Log file: C:/Users/AliAkbar/Desktop/project_1/project_1.runs/synth_2/bcd_multiplier_seq.vds
# Journal file: C:/Users/AliAkbar/Desktop/project_1/project_1.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source bcd_multiplier_seq.tcl -notrace
Command: synth_design -top bcd_multiplier_seq -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7300 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 327.066 ; gain = 117.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bcd_multiplier_seq' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_multiplier_seq.vhd:14]
INFO: [Synth 8-3491] module 'bcd_8_by_1_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:4' bound to instance 'digit_multiplier' of component 'bcd_8_by_1_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_multiplier_seq.vhd:40]
INFO: [Synth 8-638] synthesizing module 'bcd_8_by_1_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:12]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_1' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:12]
INFO: [Synth 8-3491] module 'multiplier_2_by_2' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:4' bound to instance 'multiplier_2_by_2_1' of component 'multiplier_2_by_2' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:71]
INFO: [Synth 8-638] synthesizing module 'multiplier_2_by_2' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:12]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:4' bound to instance 'half_adder_1' of component 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:13]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:4' bound to instance 'half_adder_2' of component 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'multiplier_2_by_2' (2#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:12]
INFO: [Synth 8-3491] module 'multiplier_2_by_2' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:4' bound to instance 'multiplier_2_by_2_2' of component 'multiplier_2_by_2' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:74]
INFO: [Synth 8-3491] module 'multiplier_2_by_2' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:4' bound to instance 'multiplier_2_by_2_3' of component 'multiplier_2_by_2' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:77]
INFO: [Synth 8-3491] module 'multiplier_2_by_2' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/multiplier_2_by_2.vhd:4' bound to instance 'multiplier_2_by_2_4' of component 'multiplier_2_by_2' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:80]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:85]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:14]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:4' bound to instance 'half_adder_1' of component 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:27]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:4' bound to instance 'half_adder_2' of component 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (3#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:14]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_2' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:91]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_3' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:95]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:4' bound to instance 'half_adder_1' of component 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:99]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_6' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:103]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_5' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_7' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:109]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_4' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:112]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/half_adder.vhd:4' bound to instance 'half_adder_2' of component 'half_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'bcd_binary_multiplier' (4#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:12]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_1' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:45]
INFO: [Synth 8-638] synthesizing module 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:12]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_1' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:37]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder' (5#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_2' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:40]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_3' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:43]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_4' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:46]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_5' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:49]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_6' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:52]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_7' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:55]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_8' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:58]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'subtractor_9' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'binary_to_bcd' (6#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:12]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:14]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'simple_adder' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:34]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder__parameterized9' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder__parameterized9' (6#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'shifting_adder' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:37]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder__parameterized11' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder__parameterized11' (6#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'shifted_adder' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:40]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder__parameterized13' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder__parameterized13' (6#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (7#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:14]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-3491] module 'bcd_binary_multiplier' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_binary_multiplier.vhd:4' bound to instance 'bcd_multiplier_i' of component 'bcd_binary_multiplier' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:51]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/binary_to_bcd.vhd:5' bound to instance 'bcd_converter_i' of component 'binary_to_bcd' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:52]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder.vhd:5' bound to instance 'bcd_adder_i' of component 'bcd_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'bcd_8_by_1_multiplier' (8#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_8_by_1_multiplier.vhd:12]
INFO: [Synth 8-3491] module 'bcd_64_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:5' bound to instance 'adder' of component 'bcd_64_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_multiplier_seq.vhd:41]
INFO: [Synth 8-638] synthesizing module 'bcd_64_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:13]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:28]
INFO: [Synth 8-638] synthesizing module 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'simple_adder' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder__parameterized15' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder__parameterized15' (8#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:4' bound to instance 'shifting_adder' of component 'n_bit_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:38]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder__parameterized17' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_1' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/full_adder.vhd:4' bound to instance 'full_adder_i' of component 'full_adder' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder__parameterized17' (8#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/n_bit_adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bcd_adder_simple' (9#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:15]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Synth 8-3491] module 'bcd_adder_simple' declared at 'C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_adder_simple.vhd:5' bound to instance 'simple_adder_i' of component 'bcd_adder_simple' [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:31]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bcd_64_bit_adder' (10#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_64_bit_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bcd_multiplier_seq' (11#1) [C:/Users/AliAkbar/Desktop/DA-Homework-master/project/src/bcd_multiplier_seq.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 362.191 ; gain = 152.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 362.191 ; gain = 152.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 362.191 ; gain = 152.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5545] ROM "multipicand" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "final_result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 415.141 ; gain = 205.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1768  
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 60    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcd_multiplier_seq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module bcd_adder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module bcd_adder_simple 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O250" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "final_result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "multipicand" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |    38|
|4     |LUT2   |    53|
|5     |LUT3   |    36|
|6     |LUT4   |   111|
|7     |LUT5   |    85|
|8     |LUT6   |   318|
|9     |MUXF7  |     8|
|10    |FDRE   |   202|
|11    |IBUF   |    65|
|12    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   994|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 719.152 ; gain = 448.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.152 ; gain = 509.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 739.262 ; gain = 502.172
INFO: [Common 17-1381] The checkpoint 'C:/Users/AliAkbar/Desktop/project_1/project_1.runs/synth_2/bcd_multiplier_seq.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 739.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 09:55:13 2017...
