<!DOCTYPE html>
<html lang="en">
	<head>
		<meta charset="utf-8">

		<!-- Always force latest IE rendering engine (even in intranet) And Chrome Frame
		Remove this if you use the .htaccess -->
		<meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">

		<title>
			VLSI DESIGN
			</title>
		<meta name="description" content="">
		<meta name="author" content="Archit">

		

		
	</head>

	<body>
		<div>
			<div align="center">
			<header>
				<h1>				EE-306-F
					<br>

VLSI DESIGN
</h1>
			</header>
			</div>
			<nav>
				

<p>NOTE: For setting up the question paper, question no 1 will be set up from all the four sections
which will be compulsory and of short answer type. Two questions will be set from each of the four
sections. The students have to attempt first common question, which is compulsory, and one
question from each of the four sections. Thus students will have to attempt 5 questions out of 9
questions.</p>
<p align="center"><b>
Section-A</b>
</p>
<p>
<b>
	BASIC MOS TRANSISTOR : 
	 </b>
	Enhancement mode And Depletion mode - Fabrication (NMOS, PMOS,
CMOS, BiCMOS) Technology - NMOS transistor current equation - Second order effects - MOS
Transistor Model.
<br>
<b>
	
</b>

</p>
<p align="center"><b>Section-B</b></p>
<p>
<b>
 NMOS And CMOS INVERTER AND GATES :
</b>
NMOS And CMOS inverter - Determination of pull up /
pull down ratios - Stick diagram - Lamda based rules - Super buffers - BiCMOS And steering logic.
<br>
<b>
	
</b>
</p>
<p align="center"><b>Section-C</b></p>
<p>
<b>
	SUB SYSTEM DESIGN And LAYOUT: 
	 </b>
	 Structured design of combinational circuits - Dynamic CMOS And
clocking - Tally circuits - (NAND-NAND, NOR-NOR and AOI logic) - EXOR structure - Multiplexer
structures - Barrel shifter.
<br>
<b>
	   
	</b>
	
</p>
<p align="center"><b>Section-D</b></p>
<p>
<b>
	DESIGN OF COMBINATIONAL ELEMENTS And REGULAR ARRAY LOGIC :  
</b>
	NMOS PLA -
Programmable Logic Devices - Finite State Machine PLA - Introduction to FPGA.

<br><b>
 VHDL PROGRAMMING:
</b>
RTL Design - Combinational logic - Types - Operators - Packages -
Sequential circuit - Sub-programs - Test benches. (Examples: address, counters, flipflops, FSM,
Multiplexers / De-multiplexers).
</p>

			</nav>
		</div>
	</body>
</html>
