{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 10:11:44 2010 " "Info: Processing started: Fri May 21 10:11:44 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Info: Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/top_level.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/top_level.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_memory_interface.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file debug_memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_memory_interface " "Info: Found entity 1: debug_memory_interface" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Reset_Delay " "Info: Found entity 2: Reset_Delay" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 CMD_Decode " "Info: Found entity 3: CMD_Decode" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 SEG7_LUT_4 " "Info: Found entity 4: SEG7_LUT_4" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 772 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 SEG7_LUT " "Info: Found entity 5: SEG7_LUT" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 783 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 USB_JTAG " "Info: Found entity 6: USB_JTAG" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 812 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 JTAG_REC " "Info: Found entity 7: JTAG_REC" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 875 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 JTAG_TRANS " "Info: Found entity 8: JTAG_TRANS" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 906 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_memory_interface debug_memory_interface:host_if " "Info: Elaborating entity \"debug_memory_interface\" for hierarchy \"debug_memory_interface:host_if\"" {  } { { "top_level.vhd" "host_if" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/top_level.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay debug_memory_interface:host_if\|Reset_Delay:d0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"debug_memory_interface:host_if\|Reset_Delay:d0\"" {  } { { "debug_memory_interface.v" "d0" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debug_memory_interface.v(122) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(122): truncated value with size 32 to match size of target (20)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_4 debug_memory_interface:host_if\|SEG7_LUT_4:u0 " "Info: Elaborating entity \"SEG7_LUT_4\" for hierarchy \"debug_memory_interface:host_if\|SEG7_LUT_4:u0\"" {  } { { "debug_memory_interface.v" "u0" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT debug_memory_interface:host_if\|SEG7_LUT_4:u0\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"debug_memory_interface:host_if\|SEG7_LUT_4:u0\|SEG7_LUT:u0\"" {  } { { "debug_memory_interface.v" "u0" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 776 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_JTAG debug_memory_interface:host_if\|USB_JTAG:u1 " "Info: Elaborating entity \"USB_JTAG\" for hierarchy \"debug_memory_interface:host_if\|USB_JTAG:u1\"" {  } { { "debug_memory_interface.v" "u1" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_REC debug_memory_interface:host_if\|USB_JTAG:u1\|JTAG_REC:u0 " "Info: Elaborating entity \"JTAG_REC\" for hierarchy \"debug_memory_interface:host_if\|USB_JTAG:u1\|JTAG_REC:u0\"" {  } { { "debug_memory_interface.v" "u0" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 debug_memory_interface.v(893) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(893): truncated value with size 32 to match size of target (3)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_TRANS debug_memory_interface:host_if\|USB_JTAG:u1\|JTAG_TRANS:u1 " "Info: Elaborating entity \"JTAG_TRANS\" for hierarchy \"debug_memory_interface:host_if\|USB_JTAG:u1\|JTAG_TRANS:u1\"" {  } { { "debug_memory_interface.v" "u1" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 853 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 debug_memory_interface.v(928) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(928): truncated value with size 32 to match size of target (3)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_Decode debug_memory_interface:host_if\|CMD_Decode:u5 " "Info: Elaborating entity \"CMD_Decode\" for hierarchy \"debug_memory_interface:host_if\|CMD_Decode:u5\"" {  } { { "debug_memory_interface.v" "u5" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_PS2 debug_memory_interface.v(211) " "Warning (10036): Verilog HDL or VHDL warning at debug_memory_interface.v(211): object \"sel_PS2\" assigned a value but never read" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 18 debug_memory_interface.v(410) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(410): truncated value with size 24 to match size of target (18)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 debug_memory_interface.v(411) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(411): truncated value with size 16 to match size of target (9)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 debug_memory_interface.v(468) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(468): truncated value with size 24 to match size of target (22)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 debug_memory_interface.v(469) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(469): truncated value with size 16 to match size of target (8)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 debug_memory_interface.v(594) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(594): truncated value with size 24 to match size of target (22)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 18 debug_memory_interface.v(678) " "Warning (10230): Verilog HDL assignment warning at debug_memory_interface.v(678): truncated value with size 24 to match size of target (18)" {  } { { "debug_memory_interface.v" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/debug_memory_interface.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_ram_8k.vhd 2 1 " "Warning: Using design file dual_port_ram_8k.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_8k-SYN " "Info: Found design unit 1: dual_port_ram_8k-SYN" {  } { { "dual_port_ram_8k.vhd" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/dual_port_ram_8k.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_8k " "Info: Found entity 1: dual_port_ram_8k" {  } { { "dual_port_ram_8k.vhd" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/dual_port_ram_8k.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_8k dual_port_ram_8k:program_memory " "Info: Elaborating entity \"dual_port_ram_8k\" for hierarchy \"dual_port_ram_8k:program_memory\"" {  } { { "top_level.vhd" "program_memory" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/top_level.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram_8k.vhd" "altsyncram_component" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/dual_port_ram_8k.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram_8k.vhd" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/dual_port_ram_8k.vhd" 110 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Info: Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Info: Parameter \"widthad_b\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram_8k.vhd" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/dual_port_ram_8k.vhd" 110 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6n62.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6n62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6n62 " "Info: Found entity 1: altsyncram_6n62" {  } { { "db/altsyncram_6n62.tdf" "" { Text "E:/Document/University/3.Third Year/Semester B/Central Processing Unit Architecture/Host Interface/HW/db/altsyncram_6n62.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6n62 dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component\|altsyncram_6n62:auto_generated " "Info: Elaborating entity \"altsyncram_6n62\" for hierarchy \"dual_port_ram_8k:program_memory\|altsyncram:altsyncram_component\|altsyncram_6n62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mSR_ST~10 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mSR_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mSR_ST~11 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mSR_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mSR_ST~12 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mSR_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mSDR_ST~10 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mSDR_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mSDR_ST~11 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mSDR_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mSDR_ST~12 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mSDR_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mPS2_ST~7 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mPS2_ST~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mPS2_ST~8 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mPS2_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mFL_ST~12 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mFL_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mFL_ST~13 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mFL_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mFL_ST~14 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mFL_ST~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "debug_memory_interface:host_if\|CMD_Decode:u5\|mPS2_ST.001 " "Info: Register \"debug_memory_interface:host_if\|CMD_Decode:u5\|mPS2_ST.001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Info: Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Info: Implemented 346 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 10:11:54 2010 " "Info: Processing ended: Fri May 21 10:11:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
