$date
	Sat Oct 22 23:46:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#583528
b1001 !
1"
#583530
b1001 &
b1001 %
1$
#583531
0"
#583534
b11100 &
b11100 %
#583538
b1110 &
b1110 %
#583542
b111 &
b111 %
#583546
b10110 &
b10110 %
#583550
b1011 &
b1011 %
#583554
b100010 &
b100010 %
#583558
b10001 &
b10001 %
#583562
b110100 &
b110100 %
#583566
b11010 &
b11010 %
#583570
b1101 &
b1101 %
#583574
b101000 &
b101000 %
#583578
b10100 &
b10100 %
#583582
b1010 &
b1010 %
#583586
b101 &
b101 %
#583590
b10000 &
b10000 %
#583594
b1000 &
b1000 %
#583598
b100 &
b100 %
#583602
b10 &
b10 %
#583606
b1 &
1#
b1 %
#583610
b0 &
b0 %
0#
0$
#1634596
b101 !
1"
#1634598
b101 &
b101 %
1$
#1634599
0"
#1634602
b10000 &
b10000 %
#1634606
b1000 &
b1000 %
#1634610
b100 &
b100 %
#1634614
b10 &
b10 %
#1634618
b1 &
b1 %
1#
#1634622
b0 &
0#
b0 %
0$
#2633236
b1101 !
1"
#2633238
b1101 &
b1101 %
1$
#2633239
0"
#2633242
b101000 &
b101000 %
#2633246
b10100 &
b10100 %
#2633250
b1010 &
b1010 %
#2633254
b101 &
b101 %
#2633258
b10000 &
b10000 %
#2633262
b1000 &
b1000 %
#2633266
b100 &
b100 %
#2633270
b10 &
b10 %
#2633274
b1 &
b1 %
1#
#2633278
b0 &
0#
b0 %
0$
#4500012
