Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 08:03:35 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.234        0.000                      0                 1620        0.097        0.000                      0                 1620       15.416        0.000                       0                   599  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 16.667}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              11.234        0.000                      0                 1616        0.097        0.000                      0                 1616       15.416        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   26.932        0.000                      0                    4        0.620        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       11.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.752ns  (logic 4.374ns (20.108%)  route 17.378ns (79.892%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 38.191 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.809    26.896    sm/accel_edge_n_0
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.453    38.191    sm/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179    38.370    
                         clock uncertainty           -0.035    38.335    
    SLICE_X55Y49         FDSE (Setup_fdse_C_CE)      -0.205    38.130    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -26.896    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.752ns  (logic 4.374ns (20.108%)  route 17.378ns (79.892%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 38.191 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.809    26.896    sm/accel_edge_n_0
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.453    38.191    sm/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.179    38.370    
                         clock uncertainty           -0.035    38.335    
    SLICE_X55Y49         FDSE (Setup_fdse_C_CE)      -0.205    38.130    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -26.896    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.752ns  (logic 4.374ns (20.108%)  route 17.378ns (79.892%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 38.191 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.809    26.896    sm/accel_edge_n_0
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.453    38.191    sm/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.179    38.370    
                         clock uncertainty           -0.035    38.335    
    SLICE_X55Y49         FDSE (Setup_fdse_C_CE)      -0.205    38.130    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -26.896    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.752ns  (logic 4.374ns (20.108%)  route 17.378ns (79.892%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 38.191 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.809    26.896    sm/accel_edge_n_0
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.453    38.191    sm/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.179    38.370    
                         clock uncertainty           -0.035    38.335    
    SLICE_X55Y49         FDSE (Setup_fdse_C_CE)      -0.205    38.130    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                         -26.896    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.794ns  (logic 4.374ns (20.070%)  route 17.420ns (79.930%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 38.246 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.851    26.938    sm/accel_edge_n_0
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.509    38.246    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258    38.504    
                         clock uncertainty           -0.035    38.469    
    SLICE_X58Y50         FDRE (Setup_fdre_C_CE)      -0.205    38.264    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -26.938    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.794ns  (logic 4.374ns (20.070%)  route 17.420ns (79.930%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 38.246 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.851    26.938    sm/accel_edge_n_0
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.509    38.246    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258    38.504    
                         clock uncertainty           -0.035    38.469    
    SLICE_X58Y50         FDRE (Setup_fdre_C_CE)      -0.205    38.264    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -26.938    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.794ns  (logic 4.374ns (20.070%)  route 17.420ns (79.930%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 38.246 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.851    26.938    sm/accel_edge_n_0
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.509    38.246    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.258    38.504    
                         clock uncertainty           -0.035    38.469    
    SLICE_X58Y50         FDRE (Setup_fdre_C_CE)      -0.205    38.264    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -26.938    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 4.374ns (20.104%)  route 17.383ns (79.896%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 38.181 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.814    26.901    sm/accel_edge_n_0
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.444    38.181    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.296    38.477    
                         clock uncertainty           -0.035    38.442    
    SLICE_X57Y50         FDSE (Setup_fdse_C_CE)      -0.205    38.237    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                         -26.901    
  -------------------------------------------------------------------
                         slack                                 11.336    

Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 4.374ns (20.104%)  route 17.383ns (79.896%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 38.181 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.814    26.901    sm/accel_edge_n_0
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.444    38.181    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.296    38.477    
                         clock uncertainty           -0.035    38.442    
    SLICE_X57Y50         FDSE (Setup_fdse_C_CE)      -0.205    38.237    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                         -26.901    
  -------------------------------------------------------------------
                         slack                                 11.336    

Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 4.374ns (20.104%)  route 17.383ns (79.896%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 38.181 - 33.333 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.419     5.563 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=103, routed)         2.347     7.910    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.328     8.238 f  sm/D_registers_q[7][28]_i_37/O
                         net (fo=1, routed)           0.432     8.670    sm/D_registers_q[7][28]_i_37_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.331     9.001 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.817     9.817    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.053    10.995    sm/M_sm_bsel[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.119 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=1, routed)           0.000    11.119    sm/D_registers_q[7][31]_i_133_n_0
    SLICE_X44Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    11.331 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.411    12.742    sm/D_states_q_reg[6]_rep__0_0[0]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.321    13.063 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.865    13.928    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.328    14.256 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.563    14.819    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.440    15.384    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.508 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.433    15.941    sm/D_registers_q[7][22]_i_27_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.065 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.311    16.376    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.500 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.421    16.922    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.046 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.584    17.630    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124    17.754 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.280    18.033    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.157 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.847    19.005    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.119    19.124 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.626    19.750    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I2_O)        0.332    20.082 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.603    20.684    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.808 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.416    21.225    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.349 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.913    22.262    sm/M_alum_out[24]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.386 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.578    22.964    sm/D_states_q[7]_i_58_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.124    23.088 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.201    24.289    sm/D_states_q[7]_i_39_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  sm/D_states_q[7]_i_19/O
                         net (fo=2, routed)           0.663    25.076    sm/D_states_q[7]_i_19_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.200 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.763    25.963    sm/accel_edge/D_states_q_reg[3]_rep__1_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.814    26.901    sm/accel_edge_n_0
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.444    38.181    sm/clk_IBUF_BUFG
    SLICE_X57Y50         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.296    38.477    
                         clock uncertainty           -0.035    38.442    
    SLICE_X57Y50         FDSE (Setup_fdse_C_CE)      -0.205    38.237    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                         -26.901    
  -------------------------------------------------------------------
                         slack                                 11.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sm/D_debug_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.226ns (47.586%)  route 0.249ns (52.414%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  sm/D_states_q_reg[7]/Q
                         net (fo=8, routed)           0.249     1.899    sm/D_states_q[7]
    SLICE_X55Y48         MUXF7 (Prop_muxf7_S_O)       0.085     1.984 r  sm/D_debug_dff_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    sm/D_debug_dff_d[0]
    SLICE_X55Y48         FDRE                                         r  sm/D_debug_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.838     2.028    sm/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.105     1.887    sm/D_debug_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            gamecounter/D_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.800    gamecounter/D_ctr_q_reg[19]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  gamecounter/D_ctr_q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    gamecounter/D_ctr_q_reg[16]_i_1__2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  gamecounter/D_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    gamecounter/D_ctr_q_reg[20]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.783%)  route 0.289ns (67.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.783%)  route 0.289ns (67.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.783%)  route 0.289ns (67.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.783%)  route 0.289ns (67.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X54Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            gamecounter/D_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.800    gamecounter/D_ctr_q_reg[19]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  gamecounter/D_ctr_q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    gamecounter/D_ctr_q_reg[16]_i_1__2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  gamecounter/D_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    gamecounter/D_ctr_q_reg[20]_i_1_n_5
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.991    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.991    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    sr1/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.991    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X44Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X38Y66   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X39Y62   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X54Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.666      15.416     SLICE_X54Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X60Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       26.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.932ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.940ns (15.941%)  route 4.957ns (84.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.258     7.924    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.152     8.076 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.571     9.647    sm/D_states_q[7]_i_13_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.979 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.127    11.107    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y45         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                 26.932    

Slack (MET) :             26.932ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.940ns (15.941%)  route 4.957ns (84.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.258     7.924    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.152     8.076 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.571     9.647    sm/D_states_q[7]_i_13_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.979 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.127    11.107    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y45         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                 26.932    

Slack (MET) :             26.932ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.940ns (15.941%)  route 4.957ns (84.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.258     7.924    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.152     8.076 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.571     9.647    sm/D_states_q[7]_i_13_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.979 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.127    11.107    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y45         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                 26.932    

Slack (MET) :             26.932ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_0 rise@33.333ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.940ns (15.941%)  route 4.957ns (84.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 38.256 - 33.333 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.258     7.924    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.152     8.076 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.571     9.647    sm/D_states_q[7]_i_13_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.979 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.127    11.107    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     33.333    33.333 r  
    N14                                               0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    34.779 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    36.647    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.518    38.256    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179    38.435    
                         clock uncertainty           -0.035    38.400    
    SLICE_X60Y45         FDPE (Recov_fdpe_C_PRE)     -0.361    38.039    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                 26.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.934%)  route 0.662ns (78.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.166     1.815    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.496     2.357    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.934%)  route 0.662ns (78.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.166     1.815    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.496     2.357    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.934%)  route 0.662ns (78.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.166     1.815    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.496     2.357    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.934%)  route 0.662ns (78.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.166     1.815    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.860 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.496     2.357    fifo_reset_cond/AS[0]
    SLICE_X60Y45         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X60Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.620    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.524ns  (logic 11.793ns (33.197%)  route 23.731ns (66.803%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.528     7.134    L_reg/M_sm_timer[7]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.296     7.430 f  L_reg/L_4363eef7_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.822     8.251    L_reg/L_4363eef7_remainder0_carry_i_24__0_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  L_reg/L_4363eef7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.688     9.063    L_reg/L_4363eef7_remainder0_carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4363eef7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.897    L_reg/L_4363eef7_remainder0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.374    10.271 r  L_reg/L_4363eef7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    11.269    L_reg/L_4363eef7_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.597 r  L_reg/L_4363eef7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.597    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.147 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.147    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.671    14.151    L_reg/L_4363eef7_remainder0_1[5]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.303    14.454 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.199    15.653    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.777 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    16.221    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    16.371 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.149    17.521    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.352    17.873 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.805    18.677    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.350    19.027 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.816    19.843    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.328    20.171 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.642    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.149 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.149    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.263 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.272    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 f  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    22.441    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.303    22.744 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.324    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.448 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.039    24.487    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.681    25.292    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.416 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.845    26.261    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.385 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.625    27.010    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.150    27.160 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.960    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.326    28.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.819 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.828    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.945 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.945    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.268 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.080    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.306    30.386 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.819    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.001    31.944    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    32.068 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.788    32.856    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124    32.980 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.202    34.182    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.124    34.306 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.799    37.105    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.652 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.652    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.377ns  (logic 12.002ns (33.925%)  route 23.376ns (66.075%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.528     7.134    L_reg/M_sm_timer[7]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.296     7.430 f  L_reg/L_4363eef7_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.822     8.251    L_reg/L_4363eef7_remainder0_carry_i_24__0_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  L_reg/L_4363eef7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.688     9.063    L_reg/L_4363eef7_remainder0_carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4363eef7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.897    L_reg/L_4363eef7_remainder0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.374    10.271 r  L_reg/L_4363eef7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    11.269    L_reg/L_4363eef7_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.597 r  L_reg/L_4363eef7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.597    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.147 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.147    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.671    14.151    L_reg/L_4363eef7_remainder0_1[5]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.303    14.454 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.199    15.653    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.777 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    16.221    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    16.371 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.149    17.521    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.352    17.873 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.805    18.677    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.350    19.027 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.816    19.843    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.328    20.171 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.642    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.149 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.149    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.263 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.272    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 f  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    22.441    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.303    22.744 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.324    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.448 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.039    24.487    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.681    25.292    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.416 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.845    26.261    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.385 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.625    27.010    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.150    27.160 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.960    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.326    28.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.819 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.828    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.945 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.945    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.268 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.080    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.306    30.386 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.819    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.006    31.949    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    32.073 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    32.942    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.066 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.816    33.883    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.154    34.037 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.743    36.780    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    40.505 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.505    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.270ns  (logic 11.999ns (34.020%)  route 23.271ns (65.980%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.528     7.134    L_reg/M_sm_timer[7]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.296     7.430 f  L_reg/L_4363eef7_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.822     8.251    L_reg/L_4363eef7_remainder0_carry_i_24__0_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  L_reg/L_4363eef7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.688     9.063    L_reg/L_4363eef7_remainder0_carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4363eef7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.897    L_reg/L_4363eef7_remainder0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.374    10.271 r  L_reg/L_4363eef7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    11.269    L_reg/L_4363eef7_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.597 r  L_reg/L_4363eef7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.597    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.147 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.147    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.671    14.151    L_reg/L_4363eef7_remainder0_1[5]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.303    14.454 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.199    15.653    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.777 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    16.221    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    16.371 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.149    17.521    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.352    17.873 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.805    18.677    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.350    19.027 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.816    19.843    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.328    20.171 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.642    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.149 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.149    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.263 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.272    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 f  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    22.441    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.303    22.744 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.324    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.448 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.039    24.487    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.681    25.292    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.416 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.845    26.261    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.385 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.625    27.010    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.150    27.160 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.960    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.326    28.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.819 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.828    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.945 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.945    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.268 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.080    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.306    30.386 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.819    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.006    31.949    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    32.073 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    32.942    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.066 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.815    33.882    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.152    34.034 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.639    36.673    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    40.398 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.398    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.211ns  (logic 11.790ns (33.483%)  route 23.421ns (66.517%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.528     7.134    L_reg/M_sm_timer[7]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.296     7.430 f  L_reg/L_4363eef7_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.822     8.251    L_reg/L_4363eef7_remainder0_carry_i_24__0_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  L_reg/L_4363eef7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.688     9.063    L_reg/L_4363eef7_remainder0_carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4363eef7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.897    L_reg/L_4363eef7_remainder0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.374    10.271 r  L_reg/L_4363eef7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    11.269    L_reg/L_4363eef7_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.597 r  L_reg/L_4363eef7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.597    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.147 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.147    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.671    14.151    L_reg/L_4363eef7_remainder0_1[5]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.303    14.454 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.199    15.653    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.777 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    16.221    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    16.371 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.149    17.521    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.352    17.873 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.805    18.677    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.350    19.027 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.816    19.843    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.328    20.171 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.642    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.149 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.149    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.263 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.272    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 f  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    22.441    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.303    22.744 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.324    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.448 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.039    24.487    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.681    25.292    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.416 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.845    26.261    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.385 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.625    27.010    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.150    27.160 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.960    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.326    28.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.819 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.828    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.945 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.945    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.268 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.080    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.306    30.386 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.819    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.006    31.949    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    32.073 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    32.942    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.066 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.816    33.883    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.124    34.007 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.788    36.795    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.339 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.339    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.159ns  (logic 11.905ns (33.861%)  route 23.254ns (66.139%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          0.979     6.628    L_reg/M_sm_pbc[8]
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.778 r  L_reg/L_4363eef7_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.859     7.637    L_reg/L_4363eef7_remainder0_carry_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.326     7.963 f  L_reg/L_4363eef7_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.835     8.798    L_reg/L_4363eef7_remainder0_carry_i_13_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152     8.950 f  L_reg/L_4363eef7_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827     9.777    L_reg/L_4363eef7_remainder0_carry_i_19_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.352    10.129 r  L_reg/L_4363eef7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    10.959    L_reg/L_4363eef7_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.285 r  L_reg/L_4363eef7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.285    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.949 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.949    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.188 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.302    L_reg/L_4363eef7_remainder0[10]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.302    13.604 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.908    14.511    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y63         LUT4 (Prop_lut4_I0_O)        0.124    14.635 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.123    15.758    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.882 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.661    16.543    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.992    17.681    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.356    18.037 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.093    19.129    L_reg/i__carry_i_11_n_0
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.332    19.461 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.640    20.101    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.608 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.608    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.722    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.961 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.077    22.039    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.302    22.341 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.490    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.614 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.863    23.477    L_reg/i__carry_i_14_0
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.152    23.629 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.878    24.507    L_reg/i__carry_i_25_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.326    24.833 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.066    25.899    L_reg/i__carry_i_14_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.023 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.824    26.847    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.152    26.999 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.653    27.652    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.326    27.978 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.978    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.511 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.628 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.847 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.705    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.295    30.000 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.799    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.923 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.311    31.234    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.358 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.800    32.158    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.282 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.994    33.276    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I2_O)        0.152    33.428 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.121    36.550    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    40.290 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.290    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.159ns  (logic 11.903ns (33.856%)  route 23.255ns (66.144%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          0.979     6.628    L_reg/M_sm_pbc[8]
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.778 r  L_reg/L_4363eef7_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.859     7.637    L_reg/L_4363eef7_remainder0_carry_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.326     7.963 f  L_reg/L_4363eef7_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.835     8.798    L_reg/L_4363eef7_remainder0_carry_i_13_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152     8.950 f  L_reg/L_4363eef7_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827     9.777    L_reg/L_4363eef7_remainder0_carry_i_19_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.352    10.129 r  L_reg/L_4363eef7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    10.959    L_reg/L_4363eef7_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.285 r  L_reg/L_4363eef7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.285    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.949 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.949    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.188 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.302    L_reg/L_4363eef7_remainder0[10]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.302    13.604 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.908    14.511    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y63         LUT4 (Prop_lut4_I0_O)        0.124    14.635 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.123    15.758    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.882 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.661    16.543    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.992    17.681    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.356    18.037 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.093    19.129    L_reg/i__carry_i_11_n_0
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.332    19.461 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.640    20.101    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.608 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.608    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.722    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.961 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.077    22.039    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.302    22.341 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.490    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.614 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.863    23.477    L_reg/i__carry_i_14_0
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.152    23.629 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.878    24.507    L_reg/i__carry_i_25_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.326    24.833 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.066    25.899    L_reg/i__carry_i_14_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.023 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.824    26.847    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.152    26.999 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.653    27.652    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.326    27.978 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.978    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.511 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.628 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.847 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.705    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.295    30.000 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.799    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.923 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.314    31.237    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.124    31.361 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.292    31.653    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.777 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.470    33.247    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.152    33.399 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.152    36.551    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.290 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.290    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.143ns  (logic 11.682ns (33.241%)  route 23.461ns (66.759%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          0.979     6.628    L_reg/M_sm_pbc[8]
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.778 r  L_reg/L_4363eef7_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.859     7.637    L_reg/L_4363eef7_remainder0_carry_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.326     7.963 f  L_reg/L_4363eef7_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.835     8.798    L_reg/L_4363eef7_remainder0_carry_i_13_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152     8.950 f  L_reg/L_4363eef7_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827     9.777    L_reg/L_4363eef7_remainder0_carry_i_19_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.352    10.129 r  L_reg/L_4363eef7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    10.959    L_reg/L_4363eef7_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.285 r  L_reg/L_4363eef7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.285    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.949 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.949    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.188 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.302    L_reg/L_4363eef7_remainder0[10]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.302    13.604 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.908    14.511    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y63         LUT4 (Prop_lut4_I0_O)        0.124    14.635 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.123    15.758    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.882 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.661    16.543    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.992    17.681    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.356    18.037 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.093    19.129    L_reg/i__carry_i_11_n_0
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.332    19.461 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.640    20.101    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.608 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.608    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.722    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.961 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.077    22.039    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.302    22.341 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.490    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.614 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.863    23.477    L_reg/i__carry_i_14_0
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.152    23.629 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.878    24.507    L_reg/i__carry_i_25_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.326    24.833 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.066    25.899    L_reg/i__carry_i_14_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.023 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.824    26.847    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.152    26.999 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.653    27.652    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.326    27.978 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.978    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.511 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.628 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.847 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.705    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.295    30.000 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.799    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.923 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.314    31.237    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.124    31.361 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.292    31.653    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.777 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.470    33.247    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I2_O)        0.124    33.371 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.358    36.729    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.274 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.274    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.065ns  (logic 12.055ns (34.380%)  route 23.010ns (65.620%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.528     7.134    L_reg/M_sm_timer[7]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.296     7.430 f  L_reg/L_4363eef7_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.822     8.251    L_reg/L_4363eef7_remainder0_carry_i_24__0_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  L_reg/L_4363eef7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.688     9.063    L_reg/L_4363eef7_remainder0_carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4363eef7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.897    L_reg/L_4363eef7_remainder0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.374    10.271 r  L_reg/L_4363eef7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    11.269    L_reg/L_4363eef7_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.597 r  L_reg/L_4363eef7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.597    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.147 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.147    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.671    14.151    L_reg/L_4363eef7_remainder0_1[5]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.303    14.454 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.199    15.653    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.777 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    16.221    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    16.371 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.149    17.521    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.352    17.873 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.805    18.677    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.350    19.027 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.816    19.843    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.328    20.171 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.642    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.149 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.149    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.263 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.272    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 f  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    22.441    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.303    22.744 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.324    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.448 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.039    24.487    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.681    25.292    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.416 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.845    26.261    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.385 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.625    27.010    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.150    27.160 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.960    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.326    28.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.819 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.828    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.945 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.945    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.268 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.080    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.306    30.386 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.819    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.006    31.949    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    32.073 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    32.942    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.066 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.816    33.883    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.152    34.035 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.377    36.412    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    40.193 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.193    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.030ns  (logic 11.772ns (33.605%)  route 23.258ns (66.395%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     5.606 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.528     7.134    L_reg/M_sm_timer[7]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.296     7.430 f  L_reg/L_4363eef7_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.822     8.251    L_reg/L_4363eef7_remainder0_carry_i_24__0_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  L_reg/L_4363eef7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.688     9.063    L_reg/L_4363eef7_remainder0_carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.150     9.213 f  L_reg/L_4363eef7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684     9.897    L_reg/L_4363eef7_remainder0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.374    10.271 r  L_reg/L_4363eef7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    11.269    L_reg/L_4363eef7_remainder0_carry_i_10__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.328    11.597 r  L_reg/L_4363eef7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.597    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.147 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.147    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.671    14.151    L_reg/L_4363eef7_remainder0_1[5]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.303    14.454 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.199    15.653    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.777 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    16.221    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    16.371 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.149    17.521    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.352    17.873 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.805    18.677    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.350    19.027 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.816    19.843    L_reg/i__carry_i_11__1_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.328    20.171 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.642    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.149 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.149    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.263 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.272    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 f  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.835    22.441    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.303    22.744 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.324    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.448 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.039    24.487    L_reg/i__carry_i_14__0_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.681    25.292    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    25.416 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.845    26.261    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    26.385 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.625    27.010    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.150    27.160 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.960    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.326    28.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.819 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.828    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.945 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.945    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.268 r  timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.080    timerseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.306    30.386 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.819    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.006    31.949    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    32.073 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.870    32.942    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    33.066 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.815    33.882    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124    34.006 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.626    36.632    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.158 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.158    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.978ns  (logic 11.681ns (33.394%)  route 23.297ns (66.606%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=7 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          0.979     6.628    L_reg/M_sm_pbc[8]
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.778 r  L_reg/L_4363eef7_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.859     7.637    L_reg/L_4363eef7_remainder0_carry_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.326     7.963 f  L_reg/L_4363eef7_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.835     8.798    L_reg/L_4363eef7_remainder0_carry_i_13_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152     8.950 f  L_reg/L_4363eef7_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.827     9.777    L_reg/L_4363eef7_remainder0_carry_i_19_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.352    10.129 r  L_reg/L_4363eef7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    10.959    L_reg/L_4363eef7_remainder0_carry_i_10_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.285 r  L_reg/L_4363eef7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.285    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.949 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.949    bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.188 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.302    L_reg/L_4363eef7_remainder0[10]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.302    13.604 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.908    14.511    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y63         LUT4 (Prop_lut4_I0_O)        0.124    14.635 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.123    15.758    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.882 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.661    16.543    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.992    17.681    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.356    18.037 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.093    19.129    L_reg/i__carry_i_11_n_0
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.332    19.461 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.640    20.101    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.608 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.608    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.722    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.961 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.077    22.039    L_reg/L_4363eef7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.302    22.341 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.490    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.614 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.863    23.477    L_reg/i__carry_i_14_0
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.152    23.629 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.878    24.507    L_reg/i__carry_i_25_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.326    24.833 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.066    25.899    L_reg/i__carry_i_14_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.023 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.824    26.847    L_reg/i__carry_i_13_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.152    26.999 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.653    27.652    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.326    27.978 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.978    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.511 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.628 r  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.847 f  bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.705    bseg_driver/decimal_renderer/L_4363eef7_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.295    30.000 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.799    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.314    31.237    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.124    31.361 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.292    31.653    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.777 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.253    33.030    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.124    33.154 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.411    36.565    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.109 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.109    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.365ns (78.886%)  route 0.365ns (21.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=7, routed)           0.365     2.045    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.269 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.269    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.201    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.433 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.433    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.386ns (68.660%)  route 0.632ns (31.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.632     2.281    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.526 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.526    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.369ns (67.796%)  route 0.650ns (32.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.650     2.299    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.527 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.383ns (67.979%)  route 0.651ns (32.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.651     2.300    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.542 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.542    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_918420430[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.466ns (72.004%)  route 0.570ns (27.996%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.591     1.535    forLoop_idx_0_918420430[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.114     1.790    forLoop_idx_0_918420430[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.887    forLoop_idx_0_918420430[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.932 r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.404     2.336    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.570 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.570    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_369649619[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.651ns (34.269%)  route 3.166ns (65.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.485     3.985    forLoop_idx_0_369649619[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y62         LUT1 (Prop_lut1_I0_O)        0.150     4.135 r  forLoop_idx_0_369649619[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.682     4.817    forLoop_idx_0_369649619[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X54Y60         SRLC32E                                      r  forLoop_idx_0_369649619[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.440     4.844    forLoop_idx_0_369649619[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y60         SRLC32E                                      r  forLoop_idx_0_369649619[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_369649619[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.182ns  (logic 1.617ns (38.676%)  route 2.564ns (61.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.093     3.587    forLoop_idx_0_369649619[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.711 r  forLoop_idx_0_369649619[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.471     4.182    forLoop_idx_0_369649619[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_369649619[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.507     4.911    forLoop_idx_0_369649619[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_369649619[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.615ns (40.205%)  route 2.402ns (59.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.063     3.554    forLoop_idx_0_369649619[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.678 r  forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.339     4.017    forLoop_idx_0_369649619[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.494     4.898    forLoop_idx_0_369649619[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 1.618ns (40.933%)  route 2.335ns (59.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.863     3.357    forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.481 r  forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.473     3.954    forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.519     4.924    forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.628ns (41.341%)  route 2.310ns (58.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     3.937    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.628ns (41.341%)  route 2.310ns (58.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     3.937    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.628ns (41.341%)  route 2.310ns (58.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     3.937    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.628ns (41.341%)  route 2.310ns (58.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     3.937    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.628ns (41.341%)  route 2.310ns (58.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     3.937    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.622ns (41.608%)  route 2.277ns (58.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.255    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.379 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.520     3.900    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         1.519     4.924    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.300ns (29.235%)  route 0.725ns (70.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.562     0.816    forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.164     1.025    forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.861     2.051    forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_918420430[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_369649619[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.307ns (25.816%)  route 0.883ns (74.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.768     1.030    forLoop_idx_0_369649619[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.075 r  forLoop_idx_0_369649619[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.191    forLoop_idx_0_369649619[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_369649619[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.849     2.038    forLoop_idx_0_369649619[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_369649619[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.311ns (25.926%)  route 0.889ns (74.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.719     0.985    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.030 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.170     1.200    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.866     2.056    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.307ns (25.473%)  route 0.898ns (74.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.733     0.995    forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.040 r  forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.166     1.205    forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.866     2.056    forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y46         SRLC32E                                      r  forLoop_idx_0_918420430[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.304ns (24.480%)  route 0.937ns (75.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.822     1.081    forLoop_idx_0_369649619[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.241    forLoop_idx_0_369649619[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.849     2.038    forLoop_idx_0_369649619[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_369649619[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.494%)  route 0.925ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.241    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.494%)  route 0.925ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.494%)  route 0.925ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.494%)  route 0.925ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.494%)  route 0.925ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=598, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





