#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 27 13:13:50 2022
# Process ID: 8244
# Current directory: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8044 X:\EC551\Labs\Lab1\Final Copy\EC551_Labs\lab_1\lab_1.xpr
# Log file: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/vivado.log
# Journal file: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.xpr}
INFO: [Project 1-313] Project file moved from 'X:/EC551/Labs/Lab1/lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 796.055 ; gain = 162.020
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'bme-compsim-4' and cannot be killed from host 'ECE-PHO115-02'

launch_runs synth_1 -jobs 6
[Thu Oct 27 13:17:23 2022] Launched synth_1...
Run output will be captured here: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct 27 13:22:43 2022] Launched impl_1...
Run output will be captured here: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 27 13:27:07 2022] Launched impl_1...
Run output will be captured here: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF909A
set_property PROGRAM.FILE {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2035.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2050.820 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 711 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 62
xsim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2114.332 ; gain = 63.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2114.332 ; gain = 79.176
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2124.641 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 711 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 62
xsim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2124.641 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2124.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 711 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 62
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2124.863 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.863 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Oct 27 13:42:38 2022] Launched synth_1...
Run output will be captured here: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct 27 13:48:36 2022] Launched impl_1...
Run output will be captured here: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3887 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3117.082 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3117.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3117.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 3277.996 ; gain = 1144.695
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3448.418 ; gain = 144.297
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 27 13:55:08 2022] Launched impl_1...
Run output will be captured here: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF909A
set_property PROGRAM.FILE {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
save_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3993.754 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 711 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 62
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3993.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 3993.754 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v} w ]
add_files -fileset sim_1 {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v}}
update_compile_order -fileset sim_1
set_property top t_VGA [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top top_VGA [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_VGA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_VGA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_VGA
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.t_VGA
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_VGA_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source X:/EC551/Labs/Lab1/Final -notrace
couldn't read file "X:/EC551/Labs/Lab1/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 27 14:08:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_VGA_behav -key {Behavioral:sim_1:Functional:t_VGA} -tclbatch {t_VGA.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
WARNING: Simulation object /t_top/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/rst was not found in the design.
WARNING: Simulation object /t_top/resume_btn was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[1] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[2] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/btn/db/u1/slow_clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/resume was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_local was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_sel was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_read was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_EN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/REGSIZE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/Rm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/mem_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/cmp_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_add was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sub was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_inc was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_xor was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_cmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov3 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov4 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sadd was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jne was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_je was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/wen was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/din was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_d was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/waddr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/iout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_R was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_G was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_B was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_HS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_VS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pclk_div_cnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pixel_clk was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst_VGA was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_vcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/data_char was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_blank was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init_part was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt_mod was not found in the design.
source t_VGA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_VGA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_VGA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_VGA
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.t_VGA
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_VGA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_VGA_behav -key {Behavioral:sim_1:Functional:t_VGA} -tclbatch {t_VGA.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
WARNING: Simulation object /t_top/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/rst was not found in the design.
WARNING: Simulation object /t_top/resume_btn was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[1] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[2] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/btn/db/u1/slow_clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/resume was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_local was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_sel was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_read was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_EN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/REGSIZE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/Rm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/mem_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/cmp_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_add was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sub was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_inc was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_xor was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_cmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov3 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov4 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sadd was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jne was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_je was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/wen was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/din was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_d was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/waddr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/iout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_R was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_G was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_B was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_HS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_VS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pclk_div_cnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pixel_clk was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst_VGA was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_vcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/data_char was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_blank was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init_part was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt_mod was not found in the design.
source t_VGA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:25 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:01:29 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:35 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_VGA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_VGA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_VGA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.t_VGA
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_VGA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_VGA_behav -key {Behavioral:sim_1:Functional:t_VGA} -tclbatch {t_VGA.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
WARNING: Simulation object /t_top/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/rst was not found in the design.
WARNING: Simulation object /t_top/resume_btn was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[1] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[2] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/btn/db/u1/slow_clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/resume was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_local was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_sel was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_read was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_EN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/REGSIZE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/Rm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/mem_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/cmp_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_add was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sub was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_inc was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_xor was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_cmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov3 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov4 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sadd was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jne was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_je was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/wen was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/din was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_d was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/waddr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/iout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_R was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_G was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_B was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_HS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_VS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pclk_div_cnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pixel_clk was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst_VGA was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_vcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/data_char was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_blank was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init_part was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt_mod was not found in the design.
source t_VGA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top t_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top t_VGA [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top top_VGA [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_VGA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_VGA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_VGA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.t_VGA
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_VGA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_VGA_behav -key {Behavioral:sim_1:Functional:t_VGA} -tclbatch {t_VGA.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
WARNING: Simulation object /t_top/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/rst was not found in the design.
WARNING: Simulation object /t_top/resume_btn was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[1] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem[2] was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/ROM1/cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/btn/db/u1/slow_clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_write was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/user_inst_addr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/resume was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/ap_start_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_local was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/clk_sel was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/halt_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/INST_read was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_next was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_curr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RN_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RM_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/OP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D2_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_D_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_D1_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_ID was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/imm_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RES_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_EX was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/JUMP_WB was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/RF_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/MEM_WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RS2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RS was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_IN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/WE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_EN was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/RD2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/PC_OUT was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/disp_RD was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/reg_file was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/rf_0/REGSIZE was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/din1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/Rm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/mem_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/cmp_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/jump_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/halt_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/dout_t was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_add was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sub was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_inc was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_xor was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_cmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov0 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov1 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov2 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov3 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_mov4 was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_sadd was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jmp was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_jne was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_je was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/alu_0/op_halt was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/clk was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/imm_in was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/jump_flag was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_jump was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_ap_start was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/inst_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_out was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/PC_en was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_cs was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/stall_ns was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/fetch_0/ctrl_nop was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/wen was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/rst was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/din was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_i was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/raddr_d was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/waddr was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/iout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/dout was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/mem was not found in the design.
WARNING: Simulation object /t_top/t1/dp1/mem_0/i was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/reg_value was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_R was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_G was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_B was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_HS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/VGA_VS was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pclk_div_cnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/pixel_clk was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/rst_VGA was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_vcnt was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/data_char was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_blank was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/address_init_part was not found in the design.
WARNING: Simulation object /t_top/t1/VGA1/vga_hcnt_mod was not found in the design.
source t_VGA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 40110 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_VGA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4111.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_VGA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_VGA_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 40110 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" Line 50
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4111.645 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4111.645 ; gain = 0.000
save_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_VGA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_VGA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_VGA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_VGA_behav xil_defaultlib.t_VGA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.t_VGA
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_VGA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_VGA_behav -key {Behavioral:sim_1:Functional:t_VGA} -tclbatch {t_VGA.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4111.645 ; gain = 0.000
source t_VGA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 5000010 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_VGA.v" Line 50
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4111.645 ; gain = 0.000
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4111.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_VGA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 4111.645 ; gain = 0.000
set_property top t_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source X:/EC551/Labs/Lab1/Final -notrace
couldn't read file "X:/EC551/Labs/Lab1/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 27 14:27:40 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4280.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
WARNING: Simulation object /t_VGA/t1/reg_value was not found in the design.
WARNING: Simulation object /t_VGA/t1/CLK100MHZ was not found in the design.
WARNING: Simulation object /t_VGA/t1/rst was not found in the design.
WARNING: Simulation object /t_VGA/t1/VGA_R was not found in the design.
WARNING: Simulation object /t_VGA/t1/VGA_G was not found in the design.
WARNING: Simulation object /t_VGA/t1/VGA_B was not found in the design.
WARNING: Simulation object /t_VGA/t1/VGA_HS was not found in the design.
WARNING: Simulation object /t_VGA/t1/VGA_VS was not found in the design.
WARNING: Simulation object /t_VGA/t1/pclk_div_cnt was not found in the design.
WARNING: Simulation object /t_VGA/t1/pixel_clk was not found in the design.
WARNING: Simulation object /t_VGA/t1/rst_VGA was not found in the design.
WARNING: Simulation object /t_VGA/t1/address was not found in the design.
WARNING: Simulation object /t_VGA/t1/address_init was not found in the design.
WARNING: Simulation object /t_VGA/t1/vga_hcnt was not found in the design.
WARNING: Simulation object /t_VGA/t1/vga_vcnt was not found in the design.
WARNING: Simulation object /t_VGA/t1/data_char was not found in the design.
WARNING: Simulation object /t_VGA/t1/vga_blank was not found in the design.
WARNING: Simulation object /t_VGA/t1/address_init_part was not found in the design.
WARNING: Simulation object /t_VGA/t1/vga_hcnt_mod was not found in the design.
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 741 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4280.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 741 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4280.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 741 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 4280.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 741 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 66
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4280.926 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4280.926 ; gain = 0.000
save_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4280.926 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 3000711 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 66
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 4280.926 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 4280.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4280.926 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
$finish called at time : 3000211 ns : File "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" Line 66
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4280.926 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4280.926 ; gain = 0.000
run 300 us
run 300 us
run 300 us
run 300 us
run 300 us
run 3000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
run 3000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
run 3000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
run 3000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
run 3000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 14:42:44 2022...
