Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 29 17:00:33 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file wave_gen_top_timing_summary_routed.rpt -rpx wave_gen_top_timing_summary_routed.rpx
| Design       : wave_gen_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.299        0.000                      0                 1529        0.026        0.000                      0                 1509        2.000        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin              {0.000 4.000}        8.000           125.000         
  clk_out1_clk_core  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_core  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_core  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_clk_core        4.646        0.000                      0                  822        0.040        0.000                      0                  822        9.500        0.000                       0                   341  
  clk_out2_clk_core        6.648        0.000                      0                  518        0.026        0.000                      0                  518        9.500        0.000                       0                   276  
  clkfbout_clk_core                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_pin                  0.299        0.000                      0                   11        0.698        0.000                      0                   11  
clk_out2_clk_core  clk_out1_clk_core       18.475        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core       16.040        0.000                      0                   58        0.067        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core       17.139        0.000                      0                   79        0.451        0.000                      0                   79  
**async_default**  clk_out2_clk_core  clk_out2_clk_core       17.331        0.000                      0                   74        0.374        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 3.539ns (23.210%)  route 11.709ns (76.790%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.264    10.966    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.332    11.298 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_8/O
                         net (fo=1, routed)           0.845    12.143    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_8_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.267 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4/O
                         net (fo=2, routed)           0.469    12.736    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I1_O)        0.118    12.854 f  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3/O
                         net (fo=6, routed)           0.757    13.611    U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3_n_0
    SLICE_X11Y31         LUT5 (Prop_lut5_I1_O)        0.352    13.963 r  U0_wave_gen/cmd_parse_i0/bcd_out[5]_i_2/O
                         net (fo=1, routed)           0.267    14.229    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[2]_1
    SLICE_X11Y31         LUT5 (Prop_lut5_I1_O)        0.332    14.561 r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[5]_i_1/O
                         net (fo=1, routed)           0.000    14.561    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[5]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.031    19.207    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.207    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 3.109ns (20.662%)  route 11.938ns (79.338%))
  Logic Levels:           14  (LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.894    10.596    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.928 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.954    11.881    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.575    12.581    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.705 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           0.974    13.679    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I2_O)        0.124    13.803 r  U0_wave_gen/cmd_parse_i0/bcd_out[6]_i_3/O
                         net (fo=1, routed)           0.433    14.236    U0_wave_gen/cmd_parse_i0/bcd_out[6]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.360 r  U0_wave_gen/cmd_parse_i0/bcd_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.360    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]_1
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X11Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.029    19.205    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.205    
                         arrival time                         -14.360    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.817ns  (logic 2.730ns (18.424%)  route 12.087ns (81.576%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.680     2.925    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X16Y37         LUT4 (Prop_lut4_I2_O)        0.124     3.049 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_33/O
                         net (fo=1, routed)           0.680     3.729    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_33_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.853 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_16/O
                         net (fo=31, routed)          0.929     4.782    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_16_n_0
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.118     4.900 r  U0_wave_gen/cmd_parse_i0/bcd_out[14]_i_6/O
                         net (fo=8, routed)           1.288     6.188    U0_wave_gen/cmd_parse_i0/bcd_out[14]_i_6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.326     6.514 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_11/O
                         net (fo=7, routed)           1.366     7.880    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_11_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.004 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_3/O
                         net (fo=3, routed)           0.473     8.478    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_3_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.602 r  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_4/O
                         net (fo=20, routed)          1.045     9.646    U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_4_n_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.770 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_17/O
                         net (fo=2, routed)           0.814    10.584    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_17_n_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.153    10.737 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_11/O
                         net (fo=4, routed)           0.840    11.576    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_11_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.331    11.907 f  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_7/O
                         net (fo=1, routed)           0.658    12.566    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_7_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.690 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_2/O
                         net (fo=8, routed)           0.813    13.503    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_2_n_0
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.124    13.627 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_1/O
                         net (fo=3, routed)           0.504    14.131    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[2]_0
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.016    19.160    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.160    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.689ns  (logic 2.985ns (20.321%)  route 11.704ns (79.679%))
  Logic Levels:           13  (LUT2=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.894    10.596    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.928 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.954    11.881    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.575    12.581    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.705 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           1.174    13.878    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.002 r  U0_wave_gen/cmd_parse_i0/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.002    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]_2
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.079    19.255    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.255    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 3.181ns (21.718%)  route 11.466ns (78.282%))
  Logic Levels:           13  (LUT2=2 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.264    10.966    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.332    11.298 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_8/O
                         net (fo=1, routed)           0.845    12.143    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_8_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.267 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4/O
                         net (fo=2, routed)           0.469    12.736    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I1_O)        0.118    12.854 r  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3/O
                         net (fo=6, routed)           0.780    13.634    U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_3_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.326    13.960 r  U0_wave_gen/cmd_parse_i0/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.960    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]_1
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.077    19.253    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.253    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.576ns  (logic 2.985ns (20.479%)  route 11.591ns (79.521%))
  Logic Levels:           13  (LUT2=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.894    10.596    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.928 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24/O
                         net (fo=1, routed)           0.954    11.881    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_24_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9/O
                         net (fo=1, routed)           0.575    12.581    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_9_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.705 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3/O
                         net (fo=8, routed)           1.061    13.765    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_3_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.889 r  U0_wave_gen/cmd_parse_i0/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.889    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]_0
    SLICE_X13Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X13Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.031    19.207    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.207    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        14.488ns  (logic 2.730ns (18.843%)  route 11.758ns (81.157%))
  Logic Levels:           13  (LUT2=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.680     2.925    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X16Y37         LUT4 (Prop_lut4_I2_O)        0.124     3.049 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_33/O
                         net (fo=1, routed)           0.680     3.729    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_33_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.853 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_16/O
                         net (fo=31, routed)          0.929     4.782    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_16_n_0
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.118     4.900 r  U0_wave_gen/cmd_parse_i0/bcd_out[14]_i_6/O
                         net (fo=8, routed)           1.288     6.188    U0_wave_gen/cmd_parse_i0/bcd_out[14]_i_6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.326     6.514 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_11/O
                         net (fo=7, routed)           1.366     7.880    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_11_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.004 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_3/O
                         net (fo=3, routed)           0.473     8.478    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_3_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.602 r  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_4/O
                         net (fo=20, routed)          1.045     9.646    U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_4_n_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.770 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_17/O
                         net (fo=2, routed)           0.814    10.584    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_17_n_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.153    10.737 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_11/O
                         net (fo=4, routed)           0.840    11.576    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_11_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.331    11.907 f  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_7/O
                         net (fo=1, routed)           0.658    12.566    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_7_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.690 r  U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_2/O
                         net (fo=8, routed)           0.988    13.678    U0_wave_gen/cmd_parse_i0/bcd_out[7]_i_2_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.802 r  U0_wave_gen/cmd_parse_i0/bcd_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.802    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[1]
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.500    18.668    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X12Y31         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.081    19.257    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.257    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 2.861ns (21.120%)  route 10.686ns (78.880%))
  Logic Levels:           12  (LUT2=2 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           1.264    10.966    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.332    11.298 f  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_8/O
                         net (fo=1, routed)           0.845    12.143    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_8_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.267 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4/O
                         net (fo=2, routed)           0.469    12.736    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_4_n_0
    SLICE_X11Y32         LUT4 (Prop_lut4_I3_O)        0.124    12.860 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_1/O
                         net (fo=1, routed)           0.000    12.860    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[2]
    SLICE_X11Y32         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.502    18.670    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X11Y32         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]/C
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.029    19.207    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.207    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 2.861ns (21.835%)  route 10.242ns (78.165%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.251     9.549    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.701 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13/O
                         net (fo=7, routed)           0.986    10.688    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_13_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.332    11.020 r  U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9/O
                         net (fo=2, routed)           0.736    11.756    U0_wave_gen/cmd_parse_i0/bcd_out[8]_i_9_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124    11.880 f  U0_wave_gen/cmd_parse_i0/bcd_out[9]_i_2/O
                         net (fo=1, routed)           0.412    12.292    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[3]_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I1_O)        0.124    12.416 r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    12.416    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out[9]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.503    18.671    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X13Y33         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/C
                         clock pessimism              0.588    19.259    
                         clock uncertainty           -0.080    19.179    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.031    19.210    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.210    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 2.657ns (21.024%)  route 9.981ns (78.976%))
  Logic Levels:           10  (LUT2=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.672    -0.687    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X14Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  U0_wave_gen/cmd_parse_i0/send_resp_data_reg[12]/Q
                         net (fo=19, routed)          1.255     1.025    U0_wave_gen/cmd_parse_i0/send_resp_data[12]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.152     1.177 f  U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7/O
                         net (fo=2, routed)           0.742     1.919    U0_wave_gen/cmd_parse_i0/bcd_out[17]_i_7_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.326     2.245 r  U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3/O
                         net (fo=13, routed)          0.917     3.162    U0_wave_gen/cmd_parse_i0/bcd_out[16]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35/O
                         net (fo=2, routed)           0.436     3.722    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_35_n_0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.117     3.839 f  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25/O
                         net (fo=9, routed)           1.136     4.974    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_25_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.374     5.348 r  U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24/O
                         net (fo=5, routed)           0.744     6.092    U0_wave_gen/cmd_parse_i0/bcd_out[12]_i_24_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.332     6.424 f  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66/O
                         net (fo=1, routed)           0.988     7.412    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_66_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41/O
                         net (fo=1, routed)           0.639     8.175    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_41_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18/O
                         net (fo=19, routed)          1.241     9.540    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_18_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.692 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_5/O
                         net (fo=9, routed)           1.159    10.851    U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_5_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.376    11.227 r  U0_wave_gen/cmd_parse_i0/bcd_out[11]_i_1/O
                         net (fo=10, routed)          0.725    11.951    U0_wave_gen/resp_gen_i0/to_bcd_i0/send_resp_data_reg[7]
    SLICE_X13Y32         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.502    18.670    U0_wave_gen/resp_gen_i0/to_bcd_i0/CLK
    SLICE_X13Y32         FDRE                                         r  U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/C
                         clock pessimism              0.588    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)       -0.305    18.873    U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  6.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.412%)  route 0.174ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[6]/Q
                         net (fo=3, routed)           0.174    -0.202    U0_wave_gen/clkx_nsamp_i0/nsamp_reg[10][6]
    SLICE_X20Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.825    -0.738    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X20Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[6]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)        -0.002    -0.242    U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[6]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.219%)  route 0.187ns (55.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  U0_wave_gen/cmd_parse_i0/speed_reg[7]/Q
                         net (fo=3, routed)           0.187    -0.168    U0_wave_gen/clkx_spd_i0/speed_reg[15][7]
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.825    -0.738    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.017    -0.223    U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.102%)  route 0.208ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.560    -0.501    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  U0_wave_gen/cmd_parse_i0/prescale_reg[8]/Q
                         net (fo=3, routed)           0.208    -0.165    U0_wave_gen/clkx_pre_i0/prescale_reg[15][8]
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.825    -0.738    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[8]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.018    -0.222    U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[8]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.764%)  route 0.183ns (55.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y35         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  U0_wave_gen/cmd_parse_i0/prescale_reg[7]/Q
                         net (fo=3, routed)           0.183    -0.172    U0_wave_gen/clkx_pre_i0/prescale_reg[15][7]
    SLICE_X24Y34         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.824    -0.739    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X24Y34         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X24Y34         FDRE (Hold_fdre_C_D)         0.010    -0.231    U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.506%)  route 0.222ns (57.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.556    -0.505    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[3]/Q
                         net (fo=3, routed)           0.222    -0.119    U0_wave_gen/clkx_nsamp_i0/nsamp_reg[10][3]
    SLICE_X24Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.821    -0.742    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X24Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]/C
                         clock pessimism              0.498    -0.244    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.059    -0.185    U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.662%)  route 0.239ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  U0_wave_gen/cmd_parse_i0/speed_reg[14]/Q
                         net (fo=3, routed)           0.239    -0.100    U0_wave_gen/clkx_spd_i0/speed_reg[15][14]
    SLICE_X25Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X25Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.072    -0.169    U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.131%)  route 0.226ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.560    -0.501    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  U0_wave_gen/cmd_parse_i0/prescale_reg[4]/Q
                         net (fo=3, routed)           0.226    -0.147    U0_wave_gen/clkx_pre_i0/prescale_reg[15][4]
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.825    -0.738    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[4]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.022    -0.218    U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.713%)  route 0.229ns (58.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.556    -0.505    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[4]/Q
                         net (fo=3, routed)           0.229    -0.112    U0_wave_gen/clkx_nsamp_i0/nsamp_reg[10][4]
    SLICE_X24Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.821    -0.742    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X24Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]/C
                         clock pessimism              0.498    -0.244    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.052    -0.192    U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.121%)  route 0.226ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X22Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[8]/Q
                         net (fo=3, routed)           0.226    -0.150    U0_wave_gen/clkx_nsamp_i0/nsamp_reg[10][8]
    SLICE_X20Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.825    -0.738    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X20Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.010    -0.230    U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.059%)  route 0.226ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y35         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  U0_wave_gen/cmd_parse_i0/prescale_reg[10]/Q
                         net (fo=3, routed)           0.226    -0.113    U0_wave_gen/clkx_pre_i0/prescale_reg[15][10]
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.825    -0.738    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[10]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.046    -0.194    U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[10]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     U0_wave_gen/samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X16Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X16Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X16Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y23     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y23     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y31     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y33     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y33     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y29     U0_wave_gen/cmd_parse_i0/arg_sav_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y30     U0_wave_gen/cmd_parse_i0/arg_sav_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X16Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X16Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X16Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_stretch_src_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_stretch_src_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y33     U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/old_old_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core fall@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.580ns (23.691%)  route 1.868ns (76.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.656    -0.703    U0_wave_gen/dac_spi_i0/clk_out2
    SLICE_X26Y25         FDRE                                         r  U0_wave_gen/dac_spi_i0/old_old_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  U0_wave_gen/dac_spi_i0/old_old_active_reg/Q
                         net (fo=1, routed)           0.658     0.411    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/old_old_active
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.124     0.535 r  U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1/O
                         net (fo=1, routed)           1.210     1.745    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1_n_0
    OLOGIC_X0Y18         ODDR                                         r  U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core fall edge)
                                                     10.000    10.000 f  
    L16                                               0.000    10.000 f  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.478 f  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 f  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.552     8.720    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    OLOGIC_X0Y18         ODDR                                         f  U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                         clock pessimism              0.588     9.308    
                         clock uncertainty           -0.080     9.228    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.394    U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             12.188ns  (required time - arrival time)
  Source:                 U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/led_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.518ns (7.610%)  route 6.289ns (92.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.670    -0.689    U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X24Y39         FDPE                                         r  U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDPE (Prop_fdpe_C_Q)         0.518    -0.171 r  U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         6.289     6.118    U0_wave_gen/samp_gen_i0/rst_clk_tx
    OLOGIC_X0Y99         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.543    18.711    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y99         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[2]/C
                         clock pessimism              0.473    19.184    
                         clock uncertainty           -0.080    19.104    
    OLOGIC_X0Y99         FDRE (Setup_fdre_C_R)       -0.798    18.306    U0_wave_gen/samp_gen_i0/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                         18.306    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 12.188    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/led_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.518ns (7.839%)  route 6.090ns (92.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.670    -0.689    U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X24Y39         FDPE                                         r  U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDPE (Prop_fdpe_C_Q)         0.518    -0.171 r  U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         6.090     5.920    U0_wave_gen/samp_gen_i0/rst_clk_tx
    OLOGIC_X0Y93         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.541    18.709    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y93         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
                         clock pessimism              0.473    19.182    
                         clock uncertainty           -0.080    19.102    
    OLOGIC_X0Y93         FDRE (Setup_fdre_C_R)       -0.798    18.304    U0_wave_gen/samp_gen_i0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.577ns (27.025%)  route 4.258ns (72.975%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.826     5.140    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.577ns (27.025%)  route 4.258ns (72.975%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.826     5.140    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.577ns (27.025%)  route 4.258ns (72.975%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.826     5.140    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.577ns (27.025%)  route 4.258ns (72.975%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.826     5.140    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.773    18.664    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y34         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.473    19.138    
                         clock uncertainty           -0.080    19.058    
    SLICE_X21Y34         FDRE (Setup_fdre_C_CE)      -0.413    18.645    U0_wave_gen/samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.523ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.577ns (27.103%)  route 4.242ns (72.897%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.810     5.123    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.774    18.665    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.473    19.139    
                         clock uncertainty           -0.080    19.059    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.413    18.646    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 13.523    

Slack (MET) :             13.523ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.577ns (27.103%)  route 4.242ns (72.897%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.810     5.123    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.774    18.665    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.473    19.139    
                         clock uncertainty           -0.080    19.059    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.413    18.646    U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 13.523    

Slack (MET) :             13.523ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.577ns (27.103%)  route 4.242ns (72.897%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.663    -0.696    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.117     0.877    U0_wave_gen/clkx_nsamp_i0/active_reg[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.001 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.495     1.497    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I1_O)        0.118     1.615 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.661     2.276    U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X19Y32         LUT4 (Prop_lut4_I2_O)        0.326     2.602 r  U0_wave_gen/clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000     2.602    U0_wave_gen/samp_gen_i0/S[2]
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.003 f  U0_wave_gen/samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           1.158     4.161    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X21Y31         LUT5 (Prop_lut5_I3_O)        0.152     4.313 r  U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.810     5.123    U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.642    17.810    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    17.891 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.774    18.665    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.473    19.139    
                         clock uncertainty           -0.080    19.059    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.413    18.646    U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 13.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (63.046%)  route 0.147ns (36.954%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/Q
                         net (fo=1, routed)           0.147    -0.215    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.170 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.170    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_4_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.105 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.105    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_6
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.738    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]/C
                         clock pessimism              0.503    -0.235    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105    -0.130    U0_wave_gen/samp_gen_i0/speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.256ns (61.491%)  route 0.160ns (38.509%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/Q
                         net (fo=1, routed)           0.160    -0.202    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][12]
    SLICE_X21Y35         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.157    U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_5_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.087 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.087    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1_n_7
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.492    -0.736    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105    -0.128    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.195%)  route 0.169ns (39.805%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.193    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][4]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.148 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.148    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_5_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.078    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_7
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.738    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]/C
                         clock pessimism              0.503    -0.235    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105    -0.130    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (58.011%)  route 0.182ns (41.989%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.556    -0.505    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.182    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.137 r  U0_wave_gen/samp_gen_i0/speed_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.137    U0_wave_gen/samp_gen_i0/speed_cnt[0]_i_5_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.072 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.072    U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]_i_2_n_6
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.739    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[1]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105    -0.131    U0_wave_gen/samp_gen_i0/speed_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.293ns (66.211%)  route 0.150ns (33.789%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.375 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/Q
                         net (fo=1, routed)           0.150    -0.225    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][6]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.099    -0.126 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.126    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_3_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.060 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.060    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_5
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.738    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]/C
                         clock pessimism              0.503    -0.235    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105    -0.130    U0_wave_gen/samp_gen_i0/speed_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.249ns (55.281%)  route 0.201ns (44.719%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.556    -0.505    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=1, routed)           0.201    -0.162    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][3]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.117 r  U0_wave_gen/samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.117    U0_wave_gen/samp_gen_i0/speed_cnt[0]_i_3_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.054 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.054    U0_wave_gen/samp_gen_i0/speed_cnt_reg[0]_i_2_n_4
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.739    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y32         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[3]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105    -0.131    U0_wave_gen/samp_gen_i0/speed_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.292ns (64.556%)  route 0.160ns (35.444%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/Q
                         net (fo=1, routed)           0.160    -0.202    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][12]
    SLICE_X21Y35         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.157    U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_5_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.051 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.051    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1_n_6
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.492    -0.736    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105    -0.128    U0_wave_gen/samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_pre_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clk_gen_i0/clk_div_i0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.256ns (54.176%)  route 0.217ns (45.824%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X21Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_pre_i0/bus_dst_reg[13]/Q
                         net (fo=2, routed)           0.217    -0.145    U0_wave_gen/clk_gen_i0/clk_div_i0/Q[13]
    SLICE_X23Y39         LUT5 (Prop_lut5_I0_O)        0.045    -0.100 r  U0_wave_gen/clk_gen_i0/clk_div_i0/_carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.100    U0_wave_gen/clk_gen_i0/clk_div_i0/_carry__2_i_5_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.030 r  U0_wave_gen/clk_gen_i0/clk_div_i0/_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.030    U0_wave_gen/clk_gen_i0/clk_div_i0/cnt[13]
    SLICE_X23Y39         FDRE                                         r  U0_wave_gen/clk_gen_i0/clk_div_i0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.828    -0.735    U0_wave_gen/clk_gen_i0/clk_div_i0/clk_out2
    SLICE_X23Y39         FDRE                                         r  U0_wave_gen/clk_gen_i0/clk_div_i0/cnt_reg[13]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.105    -0.132    U0_wave_gen/clk_gen_i0/clk_div_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.326ns (68.556%)  route 0.150ns (31.444%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.375 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/Q
                         net (fo=1, routed)           0.150    -0.225    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][6]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.099    -0.126 r  U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.126    U0_wave_gen/samp_gen_i0/speed_cnt[4]_i_3_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.027 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.027    U0_wave_gen/samp_gen_i0/speed_cnt_reg[4]_i_1_n_4
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.738    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y33         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.503    -0.235    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105    -0.130    U0_wave_gen/samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.332ns (67.436%)  route 0.160ns (32.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/Q
                         net (fo=1, routed)           0.160    -0.202    U0_wave_gen/samp_gen_i0/bus_dst_reg[15][12]
    SLICE_X21Y35         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.157    U0_wave_gen/samp_gen_i0/speed_cnt[12]_i_5_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.011 r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.011    U0_wave_gen/samp_gen_i0/speed_cnt_reg[12]_i_1_n_5
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.292    -1.271    U0_wave_gen/clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.228 r  U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.492    -0.736    U0_wave_gen/samp_gen_i0/clk_samp
    SLICE_X21Y35         FDRE                                         r  U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105    -0.128    U0_wave_gen/samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     U0_wave_gen/samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFHCE/I            n/a            2.155         20.000      17.845     BUFHCE_X0Y0      U0_wave_gen/clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y20     U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y19     U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
Min Period        n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y18     U0_wave_gen/dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y17     U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y54     U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y53     U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y27     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y27     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y32     U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y32     U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_stretch_old_dst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     U0_wave_gen/clkx_nsamp_i0/bus_new_stretch_old_dst_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      U0_wave_gen/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y29      U0_wave_gen/lb_ctl_i0/debouncer_i0/cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y29      U0_wave_gen/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y29      U0_wave_gen/lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y24     U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y25      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y25      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y24      U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.093ns  (logic 4.092ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 19.422 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.780    19.422    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y48         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.472    19.894 r  U0_wave_gen/samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.001    19.895    U0_wave_gen/led_o[6]
    T11                  OBUF (Prop_obuf_I_O)         3.620    23.515 r  U0_wave_gen/OBUF_led_i6/O
                         net (fo=0)                   0.000    23.515    led_pins[6]
    T11                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.515    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.085ns  (logic 4.084ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 19.422 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.780    19.422    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y47         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.472    19.894 r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001    19.895    U0_wave_gen/led_o[7]
    T10                  OBUF (Prop_obuf_I_O)         3.612    23.507 r  U0_wave_gen/OBUF_led_i7/O
                         net (fo=0)                   0.000    23.507    led_pins[7]
    T10                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.097ns  (logic 4.096ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.765    19.407    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y30         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/led_o[4]
    V15                  OBUF (Prop_obuf_I_O)         3.624    23.504 r  U0_wave_gen/OBUF_led_i4/O
                         net (fo=0)                   0.000    23.504    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.504    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.090ns  (logic 4.089ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.765    19.407    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y29         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/led_o[5]
    W15                  OBUF (Prop_obuf_I_O)         3.617    23.497 r  U0_wave_gen/OBUF_led_i5/O
                         net (fo=0)                   0.000    23.497    led_pins[5]
    W15                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 19.411 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.769    19.411    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y17         FDRE                                         r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.472    19.883 r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.001    19.884    U0_wave_gen/spi_mosi_o
    W20                  OBUF (Prop_obuf_I_O)         3.547    23.430 r  U0_wave_gen/OBUF_spi_mosi/O
                         net (fo=0)                   0.000    23.430    spi_mosi_pin
    W20                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.430    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.765    19.407    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y20         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/dac_clr_n_o
    T20                  OBUF (Prop_obuf_I_O)         3.537    23.417 r  U0_wave_gen/OBUF_dac_clr_n/O
                         net (fo=0)                   0.000    23.417    dac_clr_n_pin
    T20                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.012ns  (logic 4.011ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 19.404 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.762    19.404    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y53         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.472    19.876 r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001    19.877    U0_wave_gen/led_o[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    23.416 r  U0_wave_gen/OBUF_led_i1/O
                         net (fo=0)                   0.000    23.416    led_pins[1]
    M15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.416    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.006ns  (logic 4.005ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.765    19.407    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y19         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         FDRE (Prop_fdre_C_Q)         0.472    19.879 r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.001    19.880    U0_wave_gen/dac_cs_n_o
    U20                  OBUF (Prop_obuf_I_O)         3.533    23.413 r  U0_wave_gen/OBUF_dac_cs_n/O
                         net (fo=0)                   0.000    23.413    dac_cs_n_pin
    U20                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.413    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        4.004ns  (logic 4.003ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 19.404 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.762    19.404    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y54         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.472    19.876 r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001    19.877    U0_wave_gen/led_o[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    23.408 r  U0_wave_gen/OBUF_led_i0/O
                         net (fo=0)                   0.000    23.408    led_pins[0]
    M14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.408    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (clk_pin rise@24.000ns - clk_out2_clk_core rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 3.982ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.780 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.540    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.641 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.760    19.402    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y93         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    19.874 r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001    19.875    U0_wave_gen/led_o[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    23.385 r  U0_wave_gen/OBUF_led_i3/O
                         net (fo=0)                   0.000    23.385    led_pins[3]
    D18                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   24.000    24.000 r  
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.186    23.814    
                         output delay                -0.000    23.814    
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -23.385    
  -------------------------------------------------------------------
                         slack                                  0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 1.364ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.580    -0.481    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y99         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y99         FDRE (Prop_fdre_C_Q)         0.177    -0.304 r  U0_wave_gen/samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.001    -0.303    U0_wave_gen/led_o[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     0.884 r  U0_wave_gen/OBUF_led_i2/O
                         net (fo=0)                   0.000     0.884    led_pins[2]
    G14                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 1.388ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.578    -0.483    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y93         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/led_o[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     0.906 r  U0_wave_gen/OBUF_led_i3/O
                         net (fo=0)                   0.000     0.906    led_pins[3]
    D18                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 1.409ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.579    -0.482    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y54         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.177    -0.305 r  U0_wave_gen/samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.304    U0_wave_gen/led_o[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     0.928 r  U0_wave_gen/OBUF_led_i0/O
                         net (fo=0)                   0.000     0.928    led_pins[0]
    M14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 1.411ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.578    -0.483    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y19         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/dac_cs_n_o
    U20                  OBUF (Prop_obuf_I_O)         1.234     0.929 r  U0_wave_gen/OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     0.929    dac_cs_n_pin
    U20                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 1.415ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.578    -0.483    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y20         FDRE                                         r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/dac_clr_n_o
    T20                  OBUF (Prop_obuf_I_O)         1.238     0.933 r  U0_wave_gen/OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     0.933    dac_clr_n_pin
    T20                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 1.417ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.579    -0.482    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y53         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.177    -0.305 r  U0_wave_gen/samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.304    U0_wave_gen/led_o[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     0.936 r  U0_wave_gen/OBUF_led_i1/O
                         net (fo=0)                   0.000     0.936    led_pins[1]
    M15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 1.424ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.580    -0.481    U0_wave_gen/dac_spi_i0/clk_out2
    OLOGIC_X0Y17         FDRE                                         r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.177    -0.304 r  U0_wave_gen/dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.001    -0.303    U0_wave_gen/spi_mosi_o
    W20                  OBUF (Prop_obuf_I_O)         1.247     0.944 r  U0_wave_gen/OBUF_spi_mosi/O
                         net (fo=0)                   0.000     0.944    spi_mosi_pin
    W20                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 1.494ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.578    -0.483    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y29         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/led_o[5]
    W15                  OBUF (Prop_obuf_I_O)         1.317     1.013 r  U0_wave_gen/OBUF_led_i5/O
                         net (fo=0)                   0.000     1.013    led_pins[5]
    W15                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.489ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.586    -0.475    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y47         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.177    -0.298 r  U0_wave_gen/samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001    -0.297    U0_wave_gen/led_o[7]
    T10                  OBUF (Prop_obuf_I_O)         1.312     1.015 r  U0_wave_gen/OBUF_led_i7/O
                         net (fo=0)                   0.000     1.015    led_pins[7]
    T10                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 1.501ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.578    -0.483    U0_wave_gen/samp_gen_i0/clk_out2
    OLOGIC_X0Y30         FDRE                                         r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.177    -0.306 r  U0_wave_gen/samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001    -0.305    U0_wave_gen/led_o[4]
    V15                  OBUF (Prop_obuf_I_O)         1.324     1.019 r  U0_wave_gen/OBUF_led_i4/O
                         net (fo=0)                   0.000     1.019    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.186     0.186    
                         output delay                -0.000     0.186    
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.833    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       18.475ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.295ns  (logic 0.478ns (36.922%)  route 0.817ns (63.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.817     1.295    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X12Y22         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y22         FDCE (Setup_fdce_C_D)       -0.230    19.770    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.105ns  (logic 0.478ns (43.270%)  route 0.627ns (56.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.627     1.105    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.263    19.737    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.661ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.696%)  route 0.591ns (55.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.591     1.069    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X11Y22         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.270    19.730    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 18.661    

Slack (MET) :             18.721ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.236ns  (logic 0.518ns (41.916%)  route 0.718ns (58.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.718     1.236    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X12Y22         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y22         FDCE (Setup_fdce_C_D)       -0.043    19.957    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 18.721    

Slack (MET) :             18.733ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.875%)  route 0.582ns (58.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     1.001    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.266    19.734    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 18.733    

Slack (MET) :             18.768ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.488%)  route 0.621ns (54.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.139    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.093    19.907    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 18.768    

Slack (MET) :             18.812ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.922ns  (logic 0.478ns (51.844%)  route 0.444ns (48.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.444     0.922    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X11Y22         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.266    19.734    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 18.812    

Slack (MET) :             18.910ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.995ns  (logic 0.518ns (52.071%)  route 0.477ns (47.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.477     0.995    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X11Y22         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.095    19.905    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 18.910    

Slack (MET) :             18.948ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.959ns  (logic 0.518ns (54.012%)  route 0.441ns (45.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.441     0.959    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X11Y22         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)       -0.093    19.907    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 18.948    

Slack (MET) :             19.013ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24                                      0.000     0.000 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.095    19.905    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 19.013    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       16.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.040ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.608ns (19.471%)  route 2.515ns (80.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X17Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 r  U0_wave_gen/cmd_parse_i0/speed_reg[12]/Q
                         net (fo=3, routed)           1.417     1.183    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[12]
    SLICE_X24Y35         LUT3 (Prop_lut3_I0_O)        0.152     1.335 r  U0_wave_gen/cmd_parse_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           1.098     2.433    U0_wave_gen/clkx_spd_i0/D[12]
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.493    18.661    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]/C
                         clock pessimism              0.303    18.964    
                         clock uncertainty           -0.200    18.764    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)       -0.291    18.473    U0_wave_gen/clkx_spd_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                         18.473    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                 16.040    

Slack (MET) :             16.153ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.608ns (19.944%)  route 2.441ns (80.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.665    -0.694    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X22Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  U0_wave_gen/cmd_parse_i0/speed_reg[6]/Q
                         net (fo=3, routed)           1.583     1.345    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[6]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.152     1.497 r  U0_wave_gen/cmd_parse_i0/bus_dst[6]_i_1__0/O
                         net (fo=1, routed)           0.857     2.355    U0_wave_gen/clkx_spd_i0/D[6]
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]/C
                         clock pessimism              0.303    18.963    
                         clock uncertainty           -0.200    18.763    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.255    18.508    U0_wave_gen/clkx_spd_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 16.153    

Slack (MET) :             16.229ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.800ns (26.859%)  route 2.178ns (73.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.212 r  U0_wave_gen/cmd_parse_i0/speed_reg[8]/Q
                         net (fo=3, routed)           1.188     0.976    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[8]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.322     1.298 r  U0_wave_gen/cmd_parse_i0/bus_dst[8]_i_1__0/O
                         net (fo=1, routed)           0.991     2.289    U0_wave_gen/clkx_spd_i0/D[8]
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]/C
                         clock pessimism              0.303    18.963    
                         clock uncertainty           -0.200    18.763    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.245    18.518    U0_wave_gen/clkx_spd_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 16.229    

Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/nsamp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.642ns (19.812%)  route 2.598ns (80.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.667    -0.692    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y32         FDRE                                         r  U0_wave_gen/cmd_parse_i0/nsamp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.174 r  U0_wave_gen/cmd_parse_i0/nsamp_reg[2]/Q
                         net (fo=3, routed)           2.598     2.425    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10][2]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.124     2.549 r  U0_wave_gen/cmd_parse_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.000     2.549    U0_wave_gen/clkx_nsamp_i0/D[2]
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.490    18.658    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]/C
                         clock pessimism              0.303    18.961    
                         clock uncertainty           -0.200    18.761    
    SLICE_X22Y32         FDRE (Setup_fdre_C_D)        0.031    18.792    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -2.549    
  -------------------------------------------------------------------
                         slack                                 16.243    

Slack (MET) :             16.339ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.743ns (26.056%)  route 2.109ns (73.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.667    -0.692    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           1.098     0.825    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[7]
    SLICE_X23Y35         LUT3 (Prop_lut3_I2_O)        0.324     1.149 r  U0_wave_gen/cmd_parse_i0/bus_dst[7]_i_1__0/O
                         net (fo=1, routed)           1.011     2.160    U0_wave_gen/clkx_spd_i0/D[7]
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]/C
                         clock pessimism              0.303    18.963    
                         clock uncertainty           -0.200    18.763    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.264    18.499    U0_wave_gen/clkx_spd_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 16.339    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.580ns (18.556%)  route 2.546ns (81.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 r  U0_wave_gen/cmd_parse_i0/prescale_reg[14]/Q
                         net (fo=3, routed)           2.546     2.312    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[14]
    SLICE_X23Y35         LUT3 (Prop_lut3_I0_O)        0.124     2.436 r  U0_wave_gen/cmd_parse_i0/bus_dst[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.436    U0_wave_gen/clkx_pre_i0/D[14]
    SLICE_X23Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.493    18.661    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X23Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[14]/C
                         clock pessimism              0.303    18.964    
                         clock uncertainty           -0.200    18.764    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.031    18.795    U0_wave_gen/clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.642ns (20.580%)  route 2.477ns (79.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.671    -0.688    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y35         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  U0_wave_gen/cmd_parse_i0/prescale_reg[15]/Q
                         net (fo=3, routed)           2.477     2.308    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[15]
    SLICE_X23Y35         LUT3 (Prop_lut3_I0_O)        0.124     2.432 r  U0_wave_gen/cmd_parse_i0/bus_dst[15]_i_2__0/O
                         net (fo=1, routed)           0.000     2.432    U0_wave_gen/clkx_pre_i0/D[15]
    SLICE_X23Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.493    18.661    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X23Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[15]/C
                         clock pessimism              0.303    18.964    
                         clock uncertainty           -0.200    18.764    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.031    18.795    U0_wave_gen/clkx_pre_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.380ns  (required time - arrival time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.610ns (21.723%)  route 2.198ns (78.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.667    -0.692    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           1.250     1.015    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[3]
    SLICE_X23Y35         LUT3 (Prop_lut3_I2_O)        0.154     1.169 r  U0_wave_gen/cmd_parse_i0/bus_dst[3]_i_1__0/O
                         net (fo=1, routed)           0.948     2.116    U0_wave_gen/clkx_spd_i0/D[3]
    SLICE_X23Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.490    18.658    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]/C
                         clock pessimism              0.303    18.961    
                         clock uncertainty           -0.200    18.761    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)       -0.264    18.497    U0_wave_gen/clkx_spd_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                          -2.116    
  -------------------------------------------------------------------
                         slack                                 16.380    

Slack (MET) :             16.408ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.608ns (21.768%)  route 2.185ns (78.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X19Y33         FDRE                                         r  U0_wave_gen/cmd_parse_i0/prescale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 r  U0_wave_gen/cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           1.252     1.019    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_1[0]
    SLICE_X24Y33         LUT3 (Prop_lut3_I0_O)        0.152     1.171 r  U0_wave_gen/cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.933     2.103    U0_wave_gen/clkx_pre_i0/D[0]
    SLICE_X24Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.493    18.661    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X24Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[0]/C
                         clock pessimism              0.303    18.964    
                         clock uncertainty           -0.200    18.764    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)       -0.252    18.512    U0_wave_gen/clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                 16.408    

Slack (MET) :             16.458ns  (required time - arrival time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.801ns (29.744%)  route 1.892ns (70.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.669    -0.690    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.212 r  U0_wave_gen/cmd_parse_i0/speed_reg[4]/Q
                         net (fo=3, routed)           0.986     0.774    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[4]
    SLICE_X23Y35         LUT3 (Prop_lut3_I0_O)        0.323     1.097 r  U0_wave_gen/cmd_parse_i0/bus_dst[4]_i_1__0/O
                         net (fo=1, routed)           0.906     2.003    U0_wave_gen/clkx_spd_i0/D[4]
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]/C
                         clock pessimism              0.303    18.963    
                         clock uncertainty           -0.200    18.763    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.301    18.462    U0_wave_gen/clkx_spd_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                 16.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.185ns (31.470%)  route 0.403ns (68.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X25Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[14]/Q
                         net (fo=1, routed)           0.289    -0.072    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[14]
    SLICE_X24Y36         LUT3 (Prop_lut3_I2_O)        0.044    -0.028 r  U0_wave_gen/cmd_parse_i0/bus_dst[14]_i_1/O
                         net (fo=1, routed)           0.113     0.085    U0_wave_gen/clkx_spd_i0/D[14]
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.825    -0.738    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.200     0.014    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.004     0.018    U0_wave_gen/clkx_spd_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.187ns (29.343%)  route 0.450ns (70.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[5]/Q
                         net (fo=1, routed)           0.237    -0.124    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[5]
    SLICE_X21Y36         LUT3 (Prop_lut3_I2_O)        0.046    -0.078 r  U0_wave_gen/cmd_parse_i0/bus_dst[5]_i_1__0/O
                         net (fo=1, routed)           0.213     0.134    U0_wave_gen/clkx_spd_i0/D[5]
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.824    -0.739    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y34         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.010     0.023    U0_wave_gen/clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U0_wave_gen/cmd_parse_i0/speed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.210ns (32.659%)  route 0.433ns (67.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/cmd_parse_i0/CLK
    SLICE_X20Y34         FDRE                                         r  U0_wave_gen/cmd_parse_i0/speed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  U0_wave_gen/cmd_parse_i0/speed_reg[15]/Q
                         net (fo=3, routed)           0.316    -0.022    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_2[15]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.046     0.024 r  U0_wave_gen/cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.117     0.140    U0_wave_gen/clkx_spd_i0/D[15]
    SLICE_X23Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.822    -0.741    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X23Y32         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism              0.552    -0.189    
                         clock uncertainty            0.200     0.011    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.013     0.024    U0_wave_gen/clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.207ns (27.484%)  route 0.546ns (72.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X20Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[8]/Q
                         net (fo=1, routed)           0.546     0.206    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10]_0[8]
    SLICE_X18Y33         LUT3 (Prop_lut3_I2_O)        0.043     0.249 r  U0_wave_gen/cmd_parse_i0/bus_dst[8]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U0_wave_gen/clkx_nsamp_i0/D[8]
    SLICE_X18Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.826    -0.737    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X18Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[8]/C
                         clock pessimism              0.552    -0.185    
                         clock uncertainty            0.200     0.015    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.107     0.122    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.225ns (34.195%)  route 0.433ns (65.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_spd_i0/CLK
    SLICE_X22Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  U0_wave_gen/clkx_spd_i0/bus_samp_src_reg[9]/Q
                         net (fo=1, routed)           0.203    -0.172    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_3[9]
    SLICE_X23Y35         LUT3 (Prop_lut3_I2_O)        0.097    -0.075 r  U0_wave_gen/cmd_parse_i0/bus_dst[9]_i_1__0/O
                         net (fo=1, routed)           0.230     0.155    U0_wave_gen/clkx_spd_i0/D[9]
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.825    -0.738    U0_wave_gen/clkx_spd_i0/clk_out2
    SLICE_X25Y35         FDRE                                         r  U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.200     0.014    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.005     0.019    U0_wave_gen/clkx_spd_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.975%)  route 0.559ns (75.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X22Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[11]/Q
                         net (fo=1, routed)           0.559     0.197    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_4[11]
    SLICE_X23Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.242 r  U0_wave_gen/cmd_parse_i0/bus_dst[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.242    U0_wave_gen/clkx_pre_i0/D[11]
    SLICE_X23Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.825    -0.738    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X23Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.200     0.014    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.091     0.105    U0_wave_gen/clkx_pre_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.338%)  route 0.539ns (68.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X24Y34         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           0.539     0.184    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_4[7]
    SLICE_X24Y35         LUT3 (Prop_lut3_I2_O)        0.098     0.282 r  U0_wave_gen/cmd_parse_i0/bus_dst[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.282    U0_wave_gen/clkx_pre_i0/D[7]
    SLICE_X24Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.825    -0.738    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X24Y35         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.200     0.014    
    SLICE_X24Y35         FDRE (Hold_fdre_C_D)         0.121     0.135    U0_wave_gen/clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.834%)  route 0.570ns (73.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.557    -0.504    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X20Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           0.570     0.230    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10]_0[7]
    SLICE_X18Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.275 r  U0_wave_gen/cmd_parse_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.000     0.275    U0_wave_gen/clkx_nsamp_i0/D[7]
    SLICE_X18Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.826    -0.737    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X18Y33         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[7]/C
                         clock pessimism              0.552    -0.185    
                         clock uncertainty            0.200     0.015    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.092     0.107    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.448%)  route 0.607ns (76.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.555    -0.506    U0_wave_gen/clkx_nsamp_i0/CLK
    SLICE_X22Y31         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0_wave_gen/clkx_nsamp_i0/bus_samp_src_reg[1]/Q
                         net (fo=1, routed)           0.607     0.242    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[10]_0[1]
    SLICE_X22Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.287 r  U0_wave_gen/cmd_parse_i0/bus_dst[1]_i_1/O
                         net (fo=1, routed)           0.000     0.287    U0_wave_gen/clkx_nsamp_i0/D[1]
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.822    -0.741    U0_wave_gen/clkx_nsamp_i0/clk_out2
    SLICE_X22Y32         FDRE                                         r  U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]/C
                         clock pessimism              0.552    -0.189    
                         clock uncertainty            0.200     0.011    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.092     0.103    U0_wave_gen/clkx_nsamp_i0/bus_dst_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.244ns (34.902%)  route 0.455ns (65.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.558    -0.503    U0_wave_gen/clkx_pre_i0/CLK
    SLICE_X24Y34         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  U0_wave_gen/clkx_pre_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           0.279    -0.075    U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_4[3]
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.096     0.021 r  U0_wave_gen/cmd_parse_i0/bus_dst[3]_i_1__1/O
                         net (fo=1, routed)           0.176     0.196    U0_wave_gen/clkx_pre_i0/D[3]
    SLICE_X24Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.825    -0.738    U0_wave_gen/clkx_pre_i0/clk_out2
    SLICE_X24Y36         FDRE                                         r  U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.200     0.014    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)        -0.003     0.011    U0_wave_gen/clkx_pre_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       17.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.139ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.773ns (32.664%)  route 1.594ns (67.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.659    -0.700    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.222 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.632    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.927 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740     1.667    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X15Y23         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.489    18.657    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.588    19.245    
                         clock uncertainty           -0.080    19.165    
    SLICE_X15Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    18.806    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                 17.139    

Slack (MET) :             17.139ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.773ns (32.664%)  route 1.594ns (67.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.659    -0.700    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.222 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.632    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.927 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740     1.667    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X15Y23         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.489    18.657    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.588    19.245    
                         clock uncertainty           -0.080    19.165    
    SLICE_X15Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    18.806    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                 17.139    

Slack (MET) :             17.139ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.773ns (32.664%)  route 1.594ns (67.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.659    -0.700    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.222 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.632    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.927 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740     1.667    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X15Y23         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.489    18.657    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.588    19.245    
                         clock uncertainty           -0.080    19.165    
    SLICE_X15Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    18.806    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                 17.139    

Slack (MET) :             18.038ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.158%)  route 0.962ns (67.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.962     0.720    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 18.038    

Slack (MET) :             18.038ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.158%)  route 0.962ns (67.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.962     0.720    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 18.038    

Slack (MET) :             18.038ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.158%)  route 0.962ns (67.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.962     0.720    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 18.038    

Slack (MET) :             18.042ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.257%)  route 0.958ns (67.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.958     0.716    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X15Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 18.042    

Slack (MET) :             18.042ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.257%)  route 0.958ns (67.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.958     0.716    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X15Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 18.042    

Slack (MET) :             18.042ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.257%)  route 0.958ns (67.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.958     0.716    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X15Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 18.042    

Slack (MET) :             18.042ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_core rise@20.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.257%)  route 0.958ns (67.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.661    -0.698    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456    -0.242 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.958     0.716    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.487    18.655    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.588    19.243    
                         clock uncertainty           -0.080    19.163    
    SLICE_X15Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.758    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 18.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.905%)  route 0.231ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.553    -0.508    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.231    -0.136    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y23         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.818    -0.745    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X14Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.905%)  route 0.231ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.553    -0.508    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.231    -0.136    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y23         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.818    -0.745    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X14Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.905%)  route 0.231ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.553    -0.508    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.231    -0.136    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y23         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.818    -0.745    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y23         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X14Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.552    -0.509    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDPE (Prop_fdpe_C_Q)         0.128    -0.381 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.234    -0.147    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y24         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.817    -0.746    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.250    -0.496    
    SLICE_X16Y24         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.621    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.552    -0.509    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDPE (Prop_fdpe_C_Q)         0.128    -0.381 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.234    -0.147    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y24         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.817    -0.746    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.250    -0.496    
    SLICE_X16Y24         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.621    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.552    -0.509    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDPE (Prop_fdpe_C_Q)         0.128    -0.381 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.234    -0.147    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y24         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.817    -0.746    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.250    -0.496    
    SLICE_X16Y24         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.621    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.552    -0.509    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDPE (Prop_fdpe_C_Q)         0.128    -0.381 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.234    -0.147    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y24         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.817    -0.746    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y24         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.250    -0.496    
    SLICE_X16Y24         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.621    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.202%)  route 0.311ns (68.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.553    -0.508    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.311    -0.056    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y24         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y24         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X12Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.541    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.202%)  route 0.311ns (68.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.553    -0.508    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.311    -0.056    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y24         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y24         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X12Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.541    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.202%)  route 0.311ns (68.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.553    -0.508    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y23         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.311    -0.056    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y24         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y24         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X12Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.541    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       17.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.718ns (32.989%)  route 1.459ns (67.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.662    -0.697    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y27         FDRE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.278 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.571    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.299     0.870 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.610     1.480    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X10Y27         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.496    18.664    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X10Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    18.811    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.718ns (32.989%)  route 1.459ns (67.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.662    -0.697    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y27         FDRE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.278 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.571    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.299     0.870 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.610     1.480    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X10Y27         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.496    18.664    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X10Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    18.811    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.718ns (32.989%)  route 1.459ns (67.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.662    -0.697    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y27         FDRE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.278 r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.571    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.299     0.870 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.610     1.480    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X10Y27         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.496    18.664    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.588    19.252    
                         clock uncertainty           -0.080    19.172    
    SLICE_X10Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    18.811    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.265%)  route 1.315ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.315     1.141    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y25          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    18.763    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.265%)  route 1.315ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.315     1.141    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y25          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    18.763    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.265%)  route 1.315ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.315     1.141    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y25          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    18.763    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.265%)  route 1.315ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.315     1.141    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y25          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    18.763    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.265%)  route 1.315ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.315     1.141    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y25          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    18.763    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.265%)  route 1.315ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.315     1.141    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X7Y25          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.492    18.660    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y25          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    18.763    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.862ns  (required time - arrival time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_core rise@20.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.518ns (32.482%)  route 1.077ns (67.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.667    -0.692    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.174 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=30, routed)          1.077     0.903    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X7Y23          FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.478 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.077    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         1.494    18.662    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y23          FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    18.765    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.765    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 17.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.129    -0.210    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X11Y26         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y26         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.129    -0.210    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X11Y26         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y26         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.692%)  route 0.195ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=30, routed)          0.195    -0.144    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X10Y26         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y26         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.692%)  route 0.195ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=30, routed)          0.195    -0.144    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X10Y26         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y26         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.692%)  route 0.195ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=30, routed)          0.195    -0.144    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X10Y26         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y26         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.250    -0.492    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.692%)  route 0.195ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=30, routed)          0.195    -0.144    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X10Y26         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y26         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.250    -0.492    
    SLICE_X10Y26         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.563    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.692%)  route 0.195ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=30, routed)          0.195    -0.144    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X10Y26         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.821    -0.742    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y26         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.250    -0.492    
    SLICE_X10Y26         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.563    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.392%)  route 0.181ns (58.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.555    -0.506    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDPE (Prop_fdpe_C_Q)         0.128    -0.378 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181    -0.197    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X15Y27         FDPE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.269    -0.474    
    SLICE_X15Y27         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.883%)  route 0.210ns (56.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.210    -0.129    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X10Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.250    -0.493    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.883%)  route 0.210ns (56.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.558    -0.503    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y27         FDPE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.210    -0.129    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X10Y25         FDCE                                         f  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=233, routed)         0.820    -0.743    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y25         FDCE                                         r  U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.250    -0.493    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.431    





