:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[1]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.254
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[1]/DSP_OUTPUT_INST
0.1989999999999994
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__0
0.218
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__0
0.125
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59
0.140
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_52__0
0.220
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_52__0
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_23__1
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_23__1
0.204
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__178
0.205
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__178
0.090
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2
0.070
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay2_out1_i_3__178
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay2_out1_i_3__178
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay2_out1_i_1__178
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay2_out1_i_1__178
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.222
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
0.1989999999999994
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__158
0.218
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__158
0.125
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__157
0.140
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__157
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_52__158
0.220
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_52__158
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_23__159
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_23__159
0.204
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__99
0.205
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__99
0.090
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_3__99
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_3__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_1__99
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_1__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.222
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
0.1989999999999994
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__156
0.218
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__156
0.125
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__155
0.140
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_59__155
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_52__156
0.220
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_52__156
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_23__157
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_23__157
0.204
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__100
0.205
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__100
0.090
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__101
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_3__100
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_3__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_1__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_1__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
