Designed and implemented a 16-bit Square Root Carry Select adder using Cadence Virtuoso.

Reported the average power dissipation, propagation delay, and worst-case delay.

Theoretically, demonstrated and explained the computation of a four input 4-bit Carry Save adder and mentioned the applications and advantages of using Carry Save adder
