
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112213                       # Number of seconds simulated
sim_ticks                                112213082500                       # Number of ticks simulated
final_tick                               112213082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1024702                       # Simulator instruction rate (inst/s)
host_op_rate                                  1089366                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2632332808                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658816                       # Number of bytes of host memory used
host_seconds                                    42.63                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          225024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         6559168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6784192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       225024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        225024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       554304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          554304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           102487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8661                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8661                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2005328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           58452792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60458120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2005328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2005328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4939745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4939745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4939745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2005328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          58452792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65397865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      106003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8661                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6476672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  307520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  521152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6784192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               554304                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4805                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   488                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  112213064500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.763093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.666012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.204026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6244     28.53%     28.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4293     19.62%     48.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2873     13.13%     61.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3803     17.38%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1508      6.89%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          870      3.98%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          644      2.94%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          829      3.79%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          818      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21882                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     217.058065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.855391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            152     32.69%     32.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           49     10.54%     43.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           45      9.68%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           45      9.68%     62.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           47     10.11%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           40      8.60%     81.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           29      6.24%     87.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           19      4.09%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           14      3.01%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            8      1.72%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            8      1.72%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.86%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.65%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.511828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.489003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     24.52%     24.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.29%     25.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              338     72.69%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           465                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3337239500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5234702000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  505990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32977.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51727.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    80169                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7285                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     978625.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 88393200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 46970715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               390536580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               39854700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7073277120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2315461410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            314389440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21121943940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9040248000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       9803241060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            50238143745                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            447.703090                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         106307484000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    550115500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3004098000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  36445708250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23542343250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2350778250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  46320039250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 67879980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 36071475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               332017140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2651760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6681751440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1925987820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            308567040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19394566920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8856625440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11049029820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            48658955055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            433.629965                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         107177142750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    553354000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2838634000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  41581283000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23064002500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1643904250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  42531904750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        224426165                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  224426165                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2607200                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11459312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2607216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.395229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           6880500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30740272                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30740272                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6558724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6558724                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4710128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4710128                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11268852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11268852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11268852                       # number of overall hits
system.cpu.dcache.overall_hits::total        11268852                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2454943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2454943                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       152273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       152273                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2607216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2607216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2607216                       # number of overall misses
system.cpu.dcache.overall_misses::total       2607216                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40718871500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40718871500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2409713000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2409713000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  43128584500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43128584500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  43128584500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43128584500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9013667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9013667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13876068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13876068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13876068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13876068                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.272358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.272358                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031316                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.187893                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.187893                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.187893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.187893                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16586.483474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16586.483474                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15824.952552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15824.952552                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16542.006685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16542.006685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16542.006685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16542.006685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1835723                       # number of writebacks
system.cpu.dcache.writebacks::total           1835723                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2454943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2454943                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       152273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       152273                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2607216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2607216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2607216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2607216                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38263928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38263928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2257440000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2257440000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40521368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40521368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40521368500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40521368500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.272358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.272358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.187893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.187893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.187893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.187893                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15586.483474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15586.483474                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14824.952552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14824.952552                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15542.006685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15542.006685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15542.006685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15542.006685                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1121659                       # number of replacements
system.cpu.icache.tags.tagsinuse            31.998175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42692326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1121691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.060683                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          37560500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    31.998175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44935708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44935708                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42692326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42692326                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42692326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42692326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42692326                       # number of overall hits
system.cpu.icache.overall_hits::total        42692326                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1121691                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1121691                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1121691                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1121691                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1121691                       # number of overall misses
system.cpu.icache.overall_misses::total       1121691                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  14940863000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14940863000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  14940863000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14940863000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  14940863000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14940863000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.025601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025601                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.025601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.025601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025601                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13319.945511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13319.945511                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13319.945511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13319.945511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13319.945511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13319.945511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1121659                       # number of writebacks
system.cpu.icache.writebacks::total           1121659                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1121691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1121691                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1121691                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1121691                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1121691                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1121691                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  13819172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13819172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  13819172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13819172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  13819172000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13819172000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.025601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.025601                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025601                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.025601                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025601                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12319.945511                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12319.945511                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12319.945511                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12319.945511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12319.945511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12319.945511                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    106654                       # number of replacements
system.l2.tags.tagsinuse                   255.968768                       # Cycle average of tags in use
system.l2.tags.total_refs                     7305438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106910                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.332598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  35919000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.904343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         35.998952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        213.065472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.026970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.140621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.832287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 118704478                       # Number of tag accesses
system.l2.tags.data_accesses                118704478                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1835723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1835723                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1100088                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1100088                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             150831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150831                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1118175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1118175                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2353898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2353898                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1118175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2504729                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3622904                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1118175                       # number of overall hits
system.l2.overall_hits::cpu.data              2504729                       # number of overall hits
system.l2.overall_hits::total                 3622904                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3516                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       101045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101045                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              102487                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106003                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3516                       # number of overall misses
system.l2.overall_misses::cpu.data             102487                       # number of overall misses
system.l2.overall_misses::total                106003                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    432474000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     432474000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    337489500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    337489500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   9808165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9808165500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     337489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   10240639500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10578129000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    337489500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  10240639500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10578129000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1835723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1835723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1100088                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1100088                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         152273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            152273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1121691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1121691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2454943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2454943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1121691                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2607216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3728907                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1121691                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2607216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3728907                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.009470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009470                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003135                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.041160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041160                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.039309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028427                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.039309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028427                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 299912.621359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 299912.621359                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95986.774744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95986.774744                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97067.301697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97067.301697                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95986.774744                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 99921.351001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99790.845542                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95986.774744                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 99921.351001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99790.845542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 8661                       # number of writebacks
system.l2.writebacks::total                      8661                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         1442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3516                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       101045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101045                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         102487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106003                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        102487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106003                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    418054000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    418054000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    302329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    302329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   8797715500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8797715500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    302329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   9215769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9518099000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    302329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   9215769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9518099000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.009470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.041160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041160                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.039309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.039309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028427                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 289912.621359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 289912.621359                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85986.774744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85986.774744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87067.301697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87067.301697                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85986.774744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 89921.351001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89790.845542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85986.774744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 89921.351001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89790.845542                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        211749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       105746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             104561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8661                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97085                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1442                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        104561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       317752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 317752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7338496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7338496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106003                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254494500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          560228750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7457766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3728859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        45418                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            908                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 112213082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3576634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1844384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1121659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          869470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           152273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          152273                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1121691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2454943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3365041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7821632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11186673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    143574400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    284348096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              427922496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106654                       # Total snoops (count)
system.tol2bus.snoopTraffic                    554304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3835561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109234                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3789235     98.79%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46326      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3835561                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6686265000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1682536500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3910824000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
