# âš™ï¸ 8-bit ALU Design in Verilog

## ğŸ“Œ Introduction
This project implements an **8-bit Arithmetic Logic Unit (ALU)** using **Verilog HDL**.  
The ALU performs **arithmetic** (Addition, Subtraction) and **logical** (AND, OR, XOR) operations.  
A **testbench** was created for functional verification, and the design was simulated on an FPGA workflow.

---

## ğŸ› ï¸ Tools & Technologies
- ğŸ”¹ Verilog HDL  
- ğŸ”¹ ModelSim / Xilinx ISE / Cadence (based on environment used)  
- ğŸ”¹ FPGA Development Workflow  
- ğŸ”¹ Digital Design & Simulation  

---

## ğŸ“‚ Repository Structure
```bash
8-bit-ALU-Verilog/
â”‚â”€â”€ src/              # Verilog source files
â”‚   â”œâ”€â”€ alu.v         # 8-bit ALU module
â”‚   â””â”€â”€ tb_alu.v      # Testbench
â”‚
â”‚â”€â”€ results/          # Simulation outputs
â”‚   â”œâ”€â”€ alu_waveform.png
â”‚   â””â”€â”€ alu_test_results.txt
â”‚
â”‚â”€â”€ docs/             # Documentation & diagrams
â”‚   â””â”€â”€ alu_block_diagram.png
â”‚
â””â”€â”€ README.md         # Project documentation
```
## ğŸš€ How to Run

Clone the repository:
```bash
git clone https://github.com/Muhad33/8bit-ALU.git
cd 8bit-ALU/src
```

1.Open the files in your Verilog simulator (ModelSim / Xilinx / Cadence).

2.Compile the design:
```
alu.v â†’ ALU design

tb_alu.v â†’ Testbench
```
3.Run the simulation and observe the waveforms.

## ğŸ§® ALU Operations
### Opcode Table

| Opcode | Operation | Description     |
|--------|-----------|-----------------|
| `0000` | ADD       | `A + B`         |
| `0001` | SUBB      | `A - B - Cin`   |
| `0010` | AND       | `A & B`         |
| `0011` | OR        | `A \| B`        |
| `0100` | XOR       | `A ^ B`         |
| `0101` | NOT       | `~A`            |
| `0110` | NEG       | `-A`            |
| `0111` | SHL       | `A << 1`        |
| `1000` | SHR       | `A >> 1` (logical shift right) |
| `1001` | SAR       | `A >>> 1` (arithmetic shift right) |
| `1010` | INC       | `A + 1`         |
| `1011` | DEC       | `A - 1`         |
| `1100` | MUL       | `A * B`         |
| `1101` | CMP       | Compare A & B   |



âœ… Verified addition, subtraction, and logical operations.

âœ… Testbench validated outputs for multiple test cases.

âœ… Waveforms confirm correct ALU functionality.

## ğŸ“· Example Simulation Waveform:
![Image](https://github.com/user-attachments/assets/e9aafef8-e992-43ac-9a50-ddea350707a6)

 

## ğŸ¯ Skills Learned

 - RTL design in Verilog HDL

 - Testbench creation & functional verification

 - FPGA workflow and debugging

 - Digital design methodology

## ğŸ“Œ Future Work


- Integrate with larger CPU design for system-level testing.

## ğŸ‘¨â€ğŸ’» Author

Muhammed Muhad
ğŸ“§ Contact: [muhadpsy@gmail.com]
ğŸ”— LinkedIn: [https://www.linkedin.com/in/muhad-/]


---

