// Seed: 3767844714
module module_0;
  uwire id_1;
  always id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always disable id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_4, id_5, id_6, id_7;
  wor  id_8 = 1'b0;
  wire id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4
  );
endmodule
