<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス Interrupts</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a>::<a class="el" href="classAlphaISA_1_1Interrupts.html">Interrupts</a>
  </div>
</div>
<div class="contents">
<h1>クラス Interrupts</h1><!-- doxytag: class="AlphaISA::Interrupts" --><!-- doxytag: inherits="m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="alpha_2interrupts_8hh_source.html">interrupts.hh</a>&gt;</code></p>
<div class="dynheader">
Interruptsに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classAlphaISA_1_1Interrupts.gif" usemap="#Interrupts_map" alt=""/>
  <map id="Interrupts_map" name="Interrupts_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="0,0,69,24"/>
</map>
 </div>
</div>

<p><a href="classAlphaISA_1_1Interrupts-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef AlphaInterruptsParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">Interrupts</a> (<a class="el" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a2ab8c6aed9969bc58d6aa2427d442cc4">setCPU</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *_cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">post</a> (int int_num, int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">clear</a> (int int_num, int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">checkInterrupts</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">getInterrupt</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a00892e9b06edcba6c3c27454d6235100">updateIntrInfo</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a> [NumInterruptLevels]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a></td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">newIpl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">newSummary</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="acac734c7c124173e3940e672404775c6"></a><!-- doxytag: member="AlphaISA::Interrupts::Params" ref="acac734c7c124173e3940e672404775c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef AlphaInterruptsParams <a class="el" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a3d148759405b99148e0c34750966edb1"></a><!-- doxytag: member="AlphaISA::Interrupts::Interrupts" ref="a3d148759405b99148e0c34750966edb1" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1Interrupts.html">Interrupts</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00068"></a>00068                            : <a class="code" href="classSimObject.html">SimObject</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classAlphaISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00069"></a>00069     {
<a name="l00070"></a>00070         memset(<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>));
<a name="l00071"></a>00071         <a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a> = 0;
<a name="l00072"></a>00072         <a class="code" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a> = <span class="keyword">false</span>;
<a name="l00073"></a>00073     }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="af3c66fb49fec598cf78aaec29d764952"></a><!-- doxytag: member="AlphaISA::Interrupts::checkInterrupts" ref="af3c66fb49fec598cf78aaec29d764952" args="(ThreadContext *tc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00137"></a>00137     {
<a name="l00138"></a>00138         <span class="keywordflow">return</span> (<a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a> != 0) &amp;&amp; !(tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().pc() &amp; 0x3);
<a name="l00139"></a>00139     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af60c3484087379d0330467d77f6cbaae"></a><!-- doxytag: member="AlphaISA::Interrupts::clear" ref="af60c3484087379d0330467d77f6cbaae" args="(int int_num, int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>int_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00098"></a>00098     {
<a name="l00099"></a>00099         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d:%d cleared\n&quot;</span>, int_num, <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00100"></a>00100 
<a name="l00101"></a>00101         <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a>)
<a name="l00102"></a>00102             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104         <span class="keywordflow">if</span> (index &lt; 0 || index &gt;= (<span class="keywordtype">int</span>)<span class="keyword">sizeof</span>(uint64_t) * 8)
<a name="l00105"></a>00105             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         <a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>[int_num] &amp;= ~(1 &lt;&lt; <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00108"></a>00108         <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>[int_num] == 0)
<a name="l00109"></a>00109             <a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a> &amp;= ~(<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);
<a name="l00110"></a>00110     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a798729dca95209ecdc609807a653a2bf"></a><!-- doxytag: member="AlphaISA::Interrupts::clearAll" ref="a798729dca95209ecdc609807a653a2bf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00114"></a>00114     {
<a name="l00115"></a>00115         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupts all cleared\n&quot;</span>);
<a name="l00116"></a>00116 
<a name="l00117"></a>00117         memset(<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>));
<a name="l00118"></a>00118         <a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a> = 0;
<a name="l00119"></a>00119     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae603c88d759977611d3bcc6e2deb61ae"></a><!-- doxytag: member="AlphaISA::Interrupts::getInterrupt" ref="ae603c88d759977611d3bcc6e2deb61ae" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> getInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00143"></a>00143     {
<a name="l00144"></a>00144         uint64_t <a class="code" href="namespaceMipsISA.html#a293972dea342ee9036f13ec25bc9c278">ipl</a> = 0;
<a name="l00145"></a>00145         uint64_t summary = 0;
<a name="l00146"></a>00146 
<a name="l00147"></a>00147         <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32">IPR_ASTRR</a>))
<a name="l00148"></a>00148             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;asynchronous traps not implemented\n&quot;</span>);
<a name="l00149"></a>00149 
<a name="l00150"></a>00150         <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb">IPR_SIRR</a>)) {
<a name="l00151"></a>00151             <span class="keywordflow">for</span> (uint64_t <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf">INTLEVEL_SOFTWARE_MIN</a>;
<a name="l00152"></a>00152                  <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0">INTLEVEL_SOFTWARE_MAX</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00153"></a>00153                 <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb">IPR_SIRR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>)) {
<a name="l00154"></a>00154                     <span class="comment">// See table 4-19 of 21164 hardware reference</span>
<a name="l00155"></a>00155                     ipl = (<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> - <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf">INTLEVEL_SOFTWARE_MIN</a>) + 1;
<a name="l00156"></a>00156                     summary |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00157"></a>00157                 }
<a name="l00158"></a>00158             }
<a name="l00159"></a>00159         }
<a name="l00160"></a>00160 
<a name="l00161"></a>00161         <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a>) {
<a name="l00162"></a>00162             <span class="keywordflow">for</span> (uint64_t <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69">INTLEVEL_EXTERNAL_MIN</a>;
<a name="l00163"></a>00163                  <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9">INTLEVEL_EXTERNAL_MAX</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00164"></a>00164                 <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a> &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>)) {
<a name="l00165"></a>00165                     <span class="comment">// See table 4-19 of 21164 hardware reference</span>
<a name="l00166"></a>00166                     ipl = <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>;
<a name="l00167"></a>00167                     summary |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00168"></a>00168                 }
<a name="l00169"></a>00169             }
<a name="l00170"></a>00170         }
<a name="l00171"></a>00171 
<a name="l00172"></a>00172         <span class="keywordflow">if</span> (ipl &amp;&amp; ipl &gt; tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c">IPR_IPLR</a>)) {
<a name="l00173"></a>00173             <a class="code" href="classAlphaISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">newIpl</a> = ipl;
<a name="l00174"></a>00174             <a class="code" href="classAlphaISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">newSummary</a> = summary;
<a name="l00175"></a>00175             <a class="code" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a> = <span class="keyword">true</span>;
<a name="l00176"></a>00176             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Flow, <span class="stringliteral">&quot;Interrupt! IPLR=%d ipl=%d summary=%x\n&quot;</span>,
<a name="l00177"></a>00177                     tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c">IPR_IPLR</a>), ipl, summary);
<a name="l00178"></a>00178 
<a name="l00179"></a>00179             <span class="keywordflow">return</span> <span class="keyword">new</span> InterruptFault;
<a name="l00180"></a>00180         } <span class="keywordflow">else</span> {
<a name="l00181"></a>00181             <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00182"></a>00182         }
<a name="l00183"></a>00183     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="AlphaISA::Interrupts::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00064"></a>00064     {
<a name="l00065"></a>00065         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classAlphaISA_1_1Interrupts.html#acac734c7c124173e3940e672404775c6">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00066"></a>00066     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a24c6c4fbdc0605bcd015ce06f194e4b4"></a><!-- doxytag: member="AlphaISA::Interrupts::post" ref="a24c6c4fbdc0605bcd015ce06f194e4b4" args="(int int_num, int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void post </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>int_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00083"></a>00083     {
<a name="l00084"></a>00084         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d:%d posted\n&quot;</span>, int_num, <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00085"></a>00085 
<a name="l00086"></a>00086         <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a>)
<a name="l00087"></a>00087             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00088"></a>00088 
<a name="l00089"></a>00089         <span class="keywordflow">if</span> (index &lt; 0 || index &gt;= (<span class="keywordtype">int</span>)<span class="keyword">sizeof</span>(uint64_t) * 8)
<a name="l00090"></a>00090             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00091"></a>00091 
<a name="l00092"></a>00092         <a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>[int_num] |= 1 &lt;&lt; <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>;
<a name="l00093"></a>00093         <a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a> |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);
<a name="l00094"></a>00094     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="AlphaISA::Interrupts::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00123"></a>00123     {
<a name="l00124"></a>00124         <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a>);
<a name="l00125"></a>00125         <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a>);
<a name="l00126"></a>00126     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2ab8c6aed9969bc58d6aa2427d442cc4"></a><!-- doxytag: member="AlphaISA::Interrupts::setCPU" ref="a2ab8c6aed9969bc58d6aa2427d442cc4" args="(BaseCPU *_cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00077"></a>00077     {
<a name="l00078"></a>00078         <a class="code" href="classAlphaISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a> = _cpu;
<a name="l00079"></a>00079     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="AlphaISA::Interrupts::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00130"></a>00130     {
<a name="l00131"></a>00131         <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>, <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a>);
<a name="l00132"></a>00132         <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a>);
<a name="l00133"></a>00133     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a00892e9b06edcba6c3c27454d6235100"></a><!-- doxytag: member="AlphaISA::Interrupts::updateIntrInfo" ref="a00892e9b06edcba6c3c27454d6235100" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateIntrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00187"></a>00187     {
<a name="l00188"></a>00188         assert(<a class="code" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a>);
<a name="l00189"></a>00189         tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a">IPR_ISR</a>, <a class="code" href="classAlphaISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">newSummary</a>);
<a name="l00190"></a>00190         tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee">IPR_INTID</a>, <a class="code" href="classAlphaISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">newIpl</a>);
<a name="l00191"></a>00191         <a class="code" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a> = <span class="keyword">false</span>;
<a name="l00192"></a>00192     }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a7a31ca9fefb2fe821f29a270678912db"></a><!-- doxytag: member="AlphaISA::Interrupts::cpu" ref="a7a31ca9fefb2fe821f29a270678912db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html">BaseCPU</a>* <a class="el" href="classAlphaISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5249af68a95b99c6e35ebbc71821efdf"></a><!-- doxytag: member="AlphaISA::Interrupts::interrupts" ref="a5249af68a95b99c6e35ebbc71821efdf" args="[NumInterruptLevels]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1Interrupts.html#a5249af68a95b99c6e35ebbc71821efdf">interrupts</a>[NumInterruptLevels]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a199d36cc1b0d5fb621a4f57b90ac2972"></a><!-- doxytag: member="AlphaISA::Interrupts::intstatus" ref="a199d36cc1b0d5fb621a4f57b90ac2972" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1Interrupts.html#a199d36cc1b0d5fb621a4f57b90ac2972">intstatus</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af2d03360eddc7a37308f528ec004d1aa"></a><!-- doxytag: member="AlphaISA::Interrupts::newInfoSet" ref="af2d03360eddc7a37308f528ec004d1aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1de149de9a59d4b8291c2aa655119825"></a><!-- doxytag: member="AlphaISA::Interrupts::newIpl" ref="a1de149de9a59d4b8291c2aa655119825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">newIpl</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad13b7544dc5de8549f52b32df52e0d72"></a><!-- doxytag: member="AlphaISA::Interrupts::newSummary" ref="ad13b7544dc5de8549f52b32df52e0d72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">newSummary</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/alpha/<a class="el" href="alpha_2interrupts_8hh_source.html">interrupts.hh</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
