
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003596                       # Number of seconds simulated
sim_ticks                                  3595628370                       # Number of ticks simulated
final_tick                               530588066982                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169760                       # Simulator instruction rate (inst/s)
host_op_rate                                   214341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301949                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888192                       # Number of bytes of host memory used
host_seconds                                 11908.05                       # Real time elapsed on the host
sim_insts                                  2021510535                       # Number of instructions simulated
sim_ops                                    2552382788                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       389888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       130816                       # Number of bytes read from this memory
system.physmem.bytes_read::total               531072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       133888                       # Number of bytes written to this memory
system.physmem.bytes_written::total            133888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3046                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1022                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4149                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1046                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1046                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1530748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    108433898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1352754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36381958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147699357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1530748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1352754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2883502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37236329                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37236329                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37236329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1530748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    108433898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1352754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36381958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184935686                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8622611                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3142475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548815                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214505                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1296549                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1241268                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334190                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9223                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3294979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17324020                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3142475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1575458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128220                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        583431                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1622198                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8447576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.529386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4787270     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229607      2.72%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260725      3.09%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476953      5.65%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214885      2.54%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328982      3.89%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179020      2.12%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154380      1.83%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815754     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8447576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364446                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009139                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477528                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       534772                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3493152                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35400                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906723                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535498                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2126                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20632093                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5015                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906723                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666466                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143606                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       131628                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3335132                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264016                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19831262                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4844                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141020                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1711                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27764879                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92373120                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92373120                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060664                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10704179                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4148                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2495                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           676281                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1852506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13704                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       356399                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18625493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14981762                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28617                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6301170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18887103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8447576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.917958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2954647     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777246     21.04%     56.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1248729     14.78%     70.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848915     10.05%     80.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       698361      8.27%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       384274      4.55%     93.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       376087      4.45%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        85559      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73758      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8447576                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108738     76.88%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15626     11.05%     87.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17076     12.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12496519     83.41%     83.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212299      1.42%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1491792      9.96%     94.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       779502      5.20%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14981762                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141442                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009441                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38581157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24930956                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15123204                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29559                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       727166                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239018                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906723                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          56226                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9383                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18629639                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1852506                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944235                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2461                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249921                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701180                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       280580                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2143676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082532                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            751025                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704957                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562441                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550880                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526887                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26730896                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687526                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356400                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6348019                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217191                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7540853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628687                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.160122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2981553     39.54%     39.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051432     27.20%     66.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839212     11.13%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419412      5.56%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430821      5.71%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169608      2.25%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186385      2.47%     93.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95474      1.27%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366956      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7540853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125340                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064717                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249907                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366956                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25803439                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38166984                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 175035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862261                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862261                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159742                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159742                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66086862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117912                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19076880                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8622611                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3199335                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2605062                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216470                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1313180                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1249488                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          337551                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9581                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3353144                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17450826                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3199335                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1587039                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3871020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1111861                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        465401                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1642895                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8583013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4711993     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          399533      4.65%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          400511      4.67%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          498787      5.81%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          155630      1.81%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          195399      2.28%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162375      1.89%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150817      1.76%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1907968     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8583013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371040                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023845                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3516511                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       437803                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3700945                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34655                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        893095                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       542448                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20811172                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1951                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        893095                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3675381                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50334                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       203302                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3574352                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       186546                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20098446                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115327                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28214457                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93642904                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93642904                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17542144                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10672154                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3697                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1957                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           512679                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1862310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       964535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8847                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       286141                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18896429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15227792                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31862                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6287309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18967774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8583013                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3035288     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1791233     20.87%     56.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1190518     13.87%     70.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       830049      9.67%     79.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       828631      9.65%     89.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397392      4.63%     94.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377126      4.39%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61072      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71704      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8583013                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97115     75.61%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16104     12.54%     88.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15228     11.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12727137     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190835      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1740      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1505312      9.89%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802768      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15227792                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766030                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128447                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008435                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39198906                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25187572                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14803442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15356239                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18931                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       717669                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237765                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        893095                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27164                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4377                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18900142                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1862310                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       964535                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1939                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       253210                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14964122                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1405712                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263670                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2181042                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2137749                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775330                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735451                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14820833                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14803442                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9615178                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27130810                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716817                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354401                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10203735                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12577858                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6322213                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       218041                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7689918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164160                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3014671     39.20%     39.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2105915     27.39%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       856554     11.14%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       466056      6.06%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       408422      5.31%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166000      2.16%     91.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185923      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109575      1.42%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       376802      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7689918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10203735                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12577858                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1871391                       # Number of memory references committed
system.switch_cpus1.commit.loads              1144632                       # Number of loads committed
system.switch_cpus1.commit.membars               1766                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1825189                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11322634                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259972                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       376802                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26213018                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38694191                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  39598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10203735                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12577858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10203735                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845045                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845045                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183370                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183370                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67171533                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20575319                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19221708                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3546                       # number of misc regfile writes
system.l2.replacements                           4153                       # number of replacements
system.l2.tagsinuse                       4093.291446                       # Cycle average of tags in use
system.l2.total_refs                           276184                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8249                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.480907                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            25.591432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     34.009120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1061.243732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.834399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    432.026326                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1535.779585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            975.806852                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.008303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.259093                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.007040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.105475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.374946                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.238234                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999339                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4477                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2827                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7309                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1951                       # number of Writeback hits
system.l2.Writeback_hits::total                  1951                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4540                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2865                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7410                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4540                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2865                       # number of overall hits
system.l2.overall_hits::total                    7410                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3046                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1022                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4149                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1022                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4149                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3046                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1022                       # number of overall misses
system.l2.overall_misses::total                  4149                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1918821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    137838518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1597023                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     46672674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       188027036                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1918821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    137838518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1597023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     46672674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        188027036                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1918821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    137838518                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1597023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     46672674                       # number of overall miss cycles
system.l2.overall_miss_latency::total       188027036                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11458                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1951                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1951                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3887                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11559                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3887                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11559                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.404892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.265524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.362105                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.401529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.358941                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.401529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.358941                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44623.744186                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45252.304005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42026.921053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45667.978474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45318.639672                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44623.744186                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45252.304005                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42026.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45667.978474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45318.639672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44623.744186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45252.304005                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42026.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45667.978474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45318.639672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1046                       # number of writebacks
system.l2.writebacks::total                      1046                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3046                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4149                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4149                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4149                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1675537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    120269213                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1379885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     40764476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    164089111                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1675537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    120269213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1379885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     40764476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    164089111                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1675537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    120269213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1379885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     40764476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    164089111                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.404892                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.265524                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.362105                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.401529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.358941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.401529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.358941                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38965.976744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39484.311556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36312.763158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39886.962818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39549.074717                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38965.976744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39484.311556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36312.763158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39886.962818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39549.074717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38965.976744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39484.311556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36312.763158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39886.962818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39549.074717                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               515.993467                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630862                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1929924.589595                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.993467                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070502                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.826913                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1622135                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1622135                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1622135                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1622135                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1622135                       # number of overall hits
system.cpu0.icache.overall_hits::total        1622135                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3143525                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3143525                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3143525                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3143525                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3143525                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3143525                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1622198                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1622198                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1622198                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1622198                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1622198                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1622198                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49897.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49897.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49897.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49897.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49897.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49897.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2456045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2456045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2456045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2456045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2456045                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2456045                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52256.276596                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52256.276596                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52256.276596                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52256.276596                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52256.276596                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52256.276596                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7586                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580443                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7842                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              20987.049605                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.570906                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.429094                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888949                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111051                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085668                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085668                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701541                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2407                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2407                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787209                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787209                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787209                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787209                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14609                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          241                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14850                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14850                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14850                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14850                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    497367398                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    497367398                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10425349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10425349                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    507792747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    507792747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    507792747                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    507792747                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802059                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013278                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000343                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000343                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008241                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008241                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008241                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008241                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34045.273325                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34045.273325                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43258.709544                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43258.709544                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34194.797778                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34194.797778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34194.797778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34194.797778                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1082                       # number of writebacks
system.cpu0.dcache.writebacks::total             1082                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7086                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7086                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7264                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7523                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7586                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7586                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    182534354                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    182534354                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1931985                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1931985                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    184466339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    184466339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    184466339                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    184466339                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006837                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006837                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004210                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004210                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004210                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004210                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24263.505782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24263.505782                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 30666.428571                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30666.428571                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24316.680596                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24316.680596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24316.680596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24316.680596                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.088581                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002958415                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1978221.725838                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.088581                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057834                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807834                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1642846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1642846                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1642846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1642846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1642846                       # number of overall hits
system.cpu1.icache.overall_hits::total        1642846                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2322404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2322404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2322404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2322404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2322404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2322404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1642895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1642895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1642895                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1642895                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1642895                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1642895                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        47396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        47396                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        47396                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        47396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        47396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        47396                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1854753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1854753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1854753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1854753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1854753                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1854753                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47557.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47557.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47557.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47557.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47557.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47557.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3887                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148137405                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4143                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35756.071687                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.139753                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.860247                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856015                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143985                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1101574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1101574                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722949                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1888                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1888                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1773                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1773                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1824523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1824523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1824523                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1824523                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7621                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7621                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7775                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    229715747                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    229715747                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5251038                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5251038                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    234966785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    234966785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    234966785                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    234966785                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1109195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       723103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1832298                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1832298                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1832298                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1832298                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006871                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006871                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000213                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004243                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004243                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004243                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004243                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30142.467786                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30142.467786                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34097.649351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34097.649351                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30220.808360                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30220.808360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30220.808360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30220.808360                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          869                       # number of writebacks
system.cpu1.dcache.writebacks::total              869                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3772                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3888                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3888                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3888                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3888                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3849                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3887                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3887                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3887                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3887                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75758803                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75758803                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       939674                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       939674                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     76698477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     76698477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     76698477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     76698477                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19682.723565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19682.723565                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24728.263158                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24728.263158                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19732.049653                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19732.049653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19732.049653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19732.049653                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
