Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Apr 28 14:27:43 2021
| Host         : wind running 64-bit unknown
| Command      : report_utilization -file p71821_utilization_placed.rpt -pb p71821_utilization_placed.pb
| Design       : p71821
| Device       : xcku060ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   | 118296 |     0 |    331680 | 35.67 |
|   LUT as Logic             |  83564 |     0 |    331680 | 25.19 |
|   LUT as Memory            |  34732 |     0 |    146880 | 23.65 |
|     LUT as Distributed RAM |  14354 |     0 |           |       |
|     LUT as Shift Register  |  20378 |     0 |           |       |
| CLB Registers              | 251906 |     0 |    663360 | 37.97 |
|   Register as Flip Flop    | 251905 |     0 |    663360 | 37.97 |
|   Register as Latch        |      0 |     0 |    663360 |  0.00 |
|   Register as AND/OR       |      1 |     0 |    663360 | <0.01 |
| CARRY8                     |   1351 |     0 |     41460 |  3.26 |
| F7 Muxes                   |   3368 |     0 |    165840 |  2.03 |
| F8 Muxes                   |    672 |     0 |     82920 |  0.81 |
| F9 Muxes                   |      0 |     0 |     41460 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 1      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 377    |          Yes |           - |          Set |
| 1207   |          Yes |           - |        Reset |
| 3056   |          Yes |         Set |            - |
| 247299 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  33447 |     0 |     41460 | 80.67 |
|   CLBL                                     |  17550 |     0 |           |       |
|   CLBM                                     |  15897 |     0 |           |       |
| LUT as Logic                               |  83564 |     0 |    331680 | 25.19 |
|   using O5 output only                     |   2408 |       |           |       |
|   using O6 output only                     |  53134 |       |           |       |
|   using O5 and O6                          |  28022 |       |           |       |
| LUT as Memory                              |  34732 |     0 |    146880 | 23.65 |
|   LUT as Distributed RAM                   |  14354 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |   4344 |       |           |       |
|     using O5 and O6                        |  10010 |       |           |       |
|   LUT as Shift Register                    |  20378 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |  18203 |       |           |       |
|     using O5 and O6                        |   2175 |       |           |       |
| CLB Registers                              | 251906 |     0 |    663360 | 37.97 |
|   Register driven from within the CLB      |  98320 |       |           |       |
|   Register driven from outside the CLB     | 153586 |       |           |       |
|     LUT in front of the register is unused | 130777 |       |           |       |
|     LUT in front of the register is used   |  22809 |       |           |       |
| Unique Control Sets                        |   7585 |       |     82920 |  9.15 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 545.5 |     0 |      1080 | 50.51 |
|   RAMB36/FIFO*    |   513 |     2 |      1080 | 47.50 |
|     RAMB36E2 only |   513 |       |           |       |
|   RAMB18          |    65 |    12 |      2160 |  3.01 |
|     RAMB18E2 only |    65 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  892 |     0 |      2760 | 32.32 |
|   DSP48E2 only |  892 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  365 |   365 |       520 | 70.19 |
| HPIOB            |  317 |   317 |       416 | 76.20 |
|   INPUT          |  100 |       |           |       |
|   OUTPUT         |  103 |       |           |       |
|   BIDIR          |  114 |       |           |       |
| HRIO             |   48 |    48 |       104 | 46.15 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   29 |       |           |       |
|   BIDIR          |   18 |       |           |       |
| HPIOBDIFFINBUF   |   43 |    43 |       240 | 17.92 |
|   DIFFINBUF      |   43 |    43 |           |       |
| HPIOBDIFFOUTBUF  |    4 |     4 |       240 |  1.67 |
|   OBUFDS         |    4 |     4 |           |       |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   47 |     0 |        96 | 48.96 |
| BITSLICE_RX_TX   |  189 |   189 |       624 | 30.29 |
|   RXTX_BITSLICE  |  125 |   125 |           |       |
|   ISERDES        |   30 |    30 |           |       |
| BITSLICE_TX      |   25 |     0 |        96 | 26.04 |
| RIU_OR           |   13 |     0 |        48 | 27.08 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   21 |     0 |       624 |  3.37 |
|   BUFGCE             |   12 |     0 |       288 |  4.17 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    5 |     0 |       192 |  2.60 |
|   BUFGCTRL*          |    2 |     0 |        96 |  2.08 |
| PLLE3_ADV            |    4 |     0 |        24 | 16.67 |
| MMCME3_ADV           |    2 |     1 |        12 | 16.67 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE3_CHANNEL   |    8 |     8 |        28 |  28.57 |
| GTHE3_COMMON    |    2 |     0 |         7 |  28.57 |
| IBUFDS_GTE3     |    1 |     1 |        14 |   7.14 |
| OBUFDS_GTE3     |    0 |     0 |        14 |   0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |   0.00 |
| PCIE_3_1        |    1 |     1 |         3 |  33.33 |
| SYSMONE1        |    1 |     1 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


9. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 247299 |            Register |
| LUT3             |  32961 |                 CLB |
| LUT6             |  26479 |                 CLB |
| RAMD32           |  18166 |                 CLB |
| LUT2             |  18057 |                 CLB |
| LUT4             |  15930 |                 CLB |
| SRLC32E          |  15002 |                 CLB |
| LUT5             |  13878 |                 CLB |
| SRL16E           |   7547 |                 CLB |
| RAMD64E          |   4312 |                 CLB |
| LUT1             |   4281 |                 CLB |
| MUXF7            |   3368 |                 CLB |
| FDSE             |   3056 |            Register |
| RAMS32           |   1886 |                 CLB |
| CARRY8           |   1351 |                 CLB |
| FDCE             |   1207 |            Register |
| DSP48E2          |    892 |          Arithmetic |
| MUXF8            |    672 |                 CLB |
| RAMB36E2         |    513 |           Block Ram |
| FDPE             |    377 |            Register |
| IBUFCTRL         |    164 |              Others |
| OBUF             |    129 |                 I/O |
| RXTX_BITSLICE    |    125 |                 I/O |
| INBUF            |    121 |                 I/O |
| OBUFT_DCIEN      |     90 |                 I/O |
| RAMB18E2         |     65 |           Block Ram |
| DIFFINBUF        |     43 |                 I/O |
| OBUFT            |     36 |                 I/O |
| ODELAYE3         |     33 |                 I/O |
| HARD_SYNC        |     32 |            Register |
| ISERDESE3        |     30 |                 I/O |
| IDELAYE3         |     30 |                 I/O |
| TX_BITSLICE_TRI  |     25 |                 I/O |
| BITSLICE_CONTROL |     25 |                 I/O |
| IDELAYCTRL       |     22 |                 I/O |
| IBUF_ANALOG      |     21 |                 I/O |
| RIU_OR           |     13 |                 I/O |
| BUFGCE           |     12 |               Clock |
| INV              |     11 |                 CLB |
| HPIO_VREF        |     10 |                 I/O |
| GTHE3_CHANNEL    |      8 |            Advanced |
| BUFG_GT          |      5 |               Clock |
| SRLC16E          |      4 |                 CLB |
| PLLE3_ADV        |      4 |               Clock |
| OBUFDS           |      4 |                 I/O |
| MMCME3_ADV       |      2 |               Clock |
| GTHE3_COMMON     |      2 |            Advanced |
| BUFG_GT_SYNC     |      2 |               Clock |
| BUFGCTRL         |      2 |               Clock |
| SYSMONE1         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| PCIE_3_1         |      1 |            Advanced |
| ICAPE3           |      1 |       Configuration |
| IBUFDS_GTE3      |      1 |            Advanced |
| BSCANE2          |      1 |       Configuration |
| AND2B1L          |      1 |              Others |
+------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| user_block2_xbar_0                    |    1 |
| user_block2_validate_kludge_1_0       |    1 |
| user_block2_validate_kludge_0_0       |    1 |
| user_block2_util_vector_logic_0_0     |    1 |
| user_block2_s00_regslice_0            |    1 |
| user_block2_px_vctr2scalar_0_1        |    1 |
| user_block2_px_vctr2scalar_0_0        |    1 |
| user_block2_px_axil_csr_0_0           |    1 |
| user_block2_pulse_fir_0_1             |    1 |
| user_block2_pulse_fir_0_0             |    1 |
| user_block2_map_data_0_1              |    1 |
| user_block2_map_data_0_0              |    1 |
| user_block2_map_cfg_0_1               |    1 |
| user_block2_map_cfg_0_0               |    1 |
| user_block2_hcr_metadata_injector_0_2 |    1 |
| user_block2_hcr_metadata_injector_0_1 |    1 |
| user_block2_hcr_metadata_injector_0_0 |    1 |
| user_block2_hcr_controller_0_0        |    1 |
| user_block2_fir_compiler_0_0          |    1 |
| user_block2_fifo_0_1                  |    1 |
| user_block2_fifo_0_0                  |    1 |
| user_block2_enable_mux_0_2            |    1 |
| user_block2_bcast_0_1                 |    1 |
| user_block2_bcast_0_0                 |    1 |
| user_block2_axis_subset_converter_1_0 |    1 |
| user_block2_axis_subset_converter_0_7 |    1 |
| user_block2_axis_subset_converter_0_6 |    1 |
| user_block2_axis_subset_converter_0_5 |    1 |
| user_block2_axis_subset_converter_0_4 |    1 |
| user_block2_axis_subset_converter_0_3 |    1 |
| user_block2_axis_subset_converter_0_2 |    1 |
| user_block2_axis_subset_converter_0_1 |    1 |
| user_block2_axis_subset_converter_0_0 |    1 |
| user_block2_axis_register_slice_0_0   |    1 |
| user_block2_axis_data_fifo_0_0        |    1 |
| user_block2_axis_broadcaster_0_0      |    1 |
| user_block2_auto_cc_1                 |    1 |
| user_block2_auto_cc_0                 |    1 |
| user_block1_vio_0_1                   |    1 |
| user_block1_px_s_axil_plc_hldr_0_0    |    1 |
| user_block1_px_lvl_trans_xclk_0_0     |    1 |
| user_block1_pdti_dac_pulse_0_0        |    1 |
| user_block1_pdti_adc_tweak_0_2        |    1 |
| user_block1_pdti_adc_tweak_0_1        |    1 |
| user_block1_pdti_adc_tweak_0_0        |    1 |
| u_ila_1                               |    1 |
| u_ila_0                               |    1 |
| pcie_intrfc                           |    1 |
| dsp1                                  |    1 |
| ddr4_intrfc                           |    1 |
| ddr4_80_ctlr_phy                      |    1 |
| ddr4_80_ctlr                          |    1 |
| dbg_hub                               |    1 |
| dataio_intrfc                         |    1 |
| data_acq                              |    1 |
+---------------------------------------+------+


