# å¦‚ä½•è°ƒç”¨RISC-V AIåŠ é€Ÿå™¨RTLç¡¬ä»¶ä»£ç 

## ğŸ¯ æ¦‚è¿°

è¦çœŸæ­£è°ƒç”¨RTLç¡¬ä»¶ä»£ç ï¼Œæœ‰ä»¥ä¸‹å‡ ç§æ–¹æ³•ï¼š

1. **RTLä»¿çœŸ** - ä½¿ç”¨ä»¿çœŸå™¨è¿è¡ŒRTLä»£ç 
2. **FPGAéƒ¨ç½²** - å°†RTLä»£ç ç»¼åˆåˆ°FPGAä¸Š
3. **ASICåˆ¶é€ ** - åˆ¶é€ çœŸå®çš„èŠ¯ç‰‡ç¡¬ä»¶

## ğŸ”§ æ–¹æ³•1ï¼šRTLä»¿çœŸï¼ˆæ¨èç”¨äºå¼€å‘å’Œæµ‹è¯•ï¼‰

### 1.1 ä½¿ç”¨é¡¹ç›®å†…ç½®çš„ä»¿çœŸç¯å¢ƒ

```bash
# è¿è¡ŒåŸºæœ¬RTLä»¿çœŸ
make sim

# è¿è¡Œå¸¦æ³¢å½¢æŸ¥çœ‹çš„ä»¿çœŸ
make sim-gui

# è¿è¡ŒVerilatorä»¿çœŸï¼ˆæ›´å¿«ï¼‰
make sim-verilator
```

### 1.2 ä»¿çœŸæ‰§è¡Œæµç¨‹

```
RTLæºç  (rtl/*.sv) 
    â†“
ä»¿çœŸå™¨ç¼–è¯‘ (Icarus Verilog/Verilator)
    â†“
ç”Ÿæˆä»¿çœŸå¯æ‰§è¡Œæ–‡ä»¶
    â†“
è¿è¡Œä»¿çœŸ â†’ æ‰§è¡ŒRTLé€»è¾‘
    â†“
ç”Ÿæˆæ³¢å½¢æ–‡ä»¶ (.vcd)
```

### 1.3 è¯¦ç»†ä»¿çœŸæ­¥éª¤

#### æ­¥éª¤1ï¼šå®‰è£…ä»¿çœŸå·¥å…·
```bash
# macOS
brew install icarus-verilog verilator gtkwave

# Ubuntu/Debian
sudo apt-get install iverilog verilator gtkwave

# éªŒè¯å®‰è£…
iverilog -V
verilator --version
```

#### æ­¥éª¤2ï¼šè¿è¡ŒRTLä»¿çœŸ
```bash
# è¿›å…¥é¡¹ç›®ç›®å½•
cd /path/to/riscv-ai-accelerator

# è¿è¡Œç®€å•ä»¿çœŸ
make sim

# æŸ¥çœ‹ä»¿çœŸç»“æœ
ls verification/benchmarks/work/
# åº”è¯¥çœ‹åˆ°: simple_test.vcd (æ³¢å½¢æ–‡ä»¶)
```

#### æ­¥éª¤3ï¼šæŸ¥çœ‹æ³¢å½¢
```bash
# ä½¿ç”¨GTKWaveæŸ¥çœ‹æ³¢å½¢
gtkwave verification/benchmarks/work/simple_test.vcd
```

### 1.4 è¿è¡Œç‰¹å®šçš„RTLæµ‹è¯•

```bash
# è¿è¡ŒTPUå•å…ƒæµ‹è¯•
cd verification/unit_tests
make -f Makefile.tpu test-tpu-mac

# è¿è¡Œå†…å­˜å­ç³»ç»Ÿæµ‹è¯•
make -f Makefile.memory test-memory

# è¿è¡Œå®Œæ•´ç³»ç»Ÿæµ‹è¯•
cd verification/comprehensive_tests
make test-all
```

## ğŸ—ï¸ æ–¹æ³•2ï¼šFPGAéƒ¨ç½²ï¼ˆçœŸå®ç¡¬ä»¶æ‰§è¡Œï¼‰

### 2.1 FPGAéƒ¨ç½²æµç¨‹

```bash
# 1. ç»¼åˆRTLä»£ç 
make synth

# 2. å¸ƒå±€å¸ƒçº¿
make pnr

# 3. ç”Ÿæˆæ¯”ç‰¹æµ
make fpga

# 4. çƒ§å½•åˆ°FPGA
make program
```

### 2.2 æ”¯æŒçš„FPGAå¹³å°

é¡¹ç›®å½“å‰é…ç½®æ”¯æŒï¼š
- **iCE40 FPGA** (å¼€æºå·¥å…·é“¾)
- å¯æ‰©å±•æ”¯æŒXilinxã€Intel FPGA

### 2.3 FPGAç¡¬ä»¶è¦æ±‚

- FPGAå¼€å‘æ¿ (å¦‚iCE40-HX8K)
- USBç¼–ç¨‹å™¨
- è¶³å¤Ÿçš„é€»è¾‘èµ„æºå’Œå†…å­˜

## ğŸ”¬ æ–¹æ³•3ï¼šåˆ›å»ºRTL-Pythonæ¥å£

### 3.1 ä½¿ç”¨Verilatoråˆ›å»ºC++æ¥å£

åˆ›å»ºä¸€ä¸ªRTL-Pythonæ¡¥æ¥å™¨ï¼š

```cpp
// rtl_bridge.cpp
#include "Vriscv_ai_chip.h"
#include "verilated.h"
#include <Python.h>

class RTLBridge {
private:
    Vriscv_ai_chip* chip;
    
public:
    RTLBridge() {
        chip = new Vriscv_ai_chip;
    }
    
    void clock_cycle() {
        chip->clk = 0;
        chip->eval();
        chip->clk = 1;
        chip->eval();
    }
    
    void reset() {
        chip->rst_n = 0;
        clock_cycle();
        chip->rst_n = 1;
    }
    
    uint32_t read_register(uint32_t addr) {
        // å®ç°å¯„å­˜å™¨è¯»å–
        return chip->register_data;
    }
    
    void write_register(uint32_t addr, uint32_t data) {
        // å®ç°å¯„å­˜å™¨å†™å…¥
        chip->register_addr = addr;
        chip->register_data = data;
        chip->register_write = 1;
        clock_cycle();
        chip->register_write = 0;
    }
};

// Pythonç»‘å®š
extern "C" {
    RTLBridge* create_rtl_bridge() {
        return new RTLBridge();
    }
    
    void rtl_clock_cycle(RTLBridge* bridge) {
        bridge->clock_cycle();
    }
    
    uint32_t rtl_read_register(RTLBridge* bridge, uint32_t addr) {
        return bridge->read_register(addr);
    }
    
    void rtl_write_register(RTLBridge* bridge, uint32_t addr, uint32_t data) {
        bridge->write_register(addr, data);
    }
}
```

### 3.2 Python RTLæ¥å£

```python
# rtl_interface.py
import ctypes
import numpy as np

class RTLInterface:
    def __init__(self):
        # åŠ è½½RTLæ¡¥æ¥åº“
        self.lib = ctypes.CDLL('./rtl_bridge.so')
        
        # åˆ›å»ºRTLå®ä¾‹
        self.lib.create_rtl_bridge.restype = ctypes.c_void_p
        self.rtl_instance = self.lib.create_rtl_bridge()
        
        # é…ç½®å‡½æ•°ç­¾å
        self.lib.rtl_clock_cycle.argtypes = [ctypes.c_void_p]
        self.lib.rtl_read_register.argtypes = [ctypes.c_void_p, ctypes.c_uint32]
        self.lib.rtl_read_register.restype = ctypes.c_uint32
        self.lib.rtl_write_register.argtypes = [ctypes.c_void_p, ctypes.c_uint32, ctypes.c_uint32]
    
    def clock_cycle(self):
        """æ‰§è¡Œä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ"""
        self.lib.rtl_clock_cycle(self.rtl_instance)
    
    def read_register(self, addr):
        """è¯»å–å¯„å­˜å™¨"""
        return self.lib.rtl_read_register(self.rtl_instance, addr)
    
    def write_register(self, addr, data):
        """å†™å…¥å¯„å­˜å™¨"""
        self.lib.rtl_write_register(self.rtl_instance, addr, data)
    
    def matrix_multiply(self, a, b):
        """ä½¿ç”¨RTL TPUæ‰§è¡ŒçŸ©é˜µä¹˜æ³•"""
        # 1. å°†æ•°æ®å†™å…¥TPUå†…å­˜
        self.write_matrix_to_tpu(a, 0x1000)  # çŸ©é˜µAåœ°å€
        self.write_matrix_to_tpu(b, 0x2000)  # çŸ©é˜µBåœ°å€
        
        # 2. é…ç½®TPUå‚æ•°
        self.write_register(0x100, a.shape[0])  # M
        self.write_register(0x104, a.shape[1])  # K
        self.write_register(0x108, b.shape[1])  # N
        
        # 3. å¯åŠ¨TPUè®¡ç®—
        self.write_register(0x10C, 1)  # å¯åŠ¨ä¿¡å·
        
        # 4. ç­‰å¾…è®¡ç®—å®Œæˆ
        while self.read_register(0x110) == 0:  # æ£€æŸ¥å®Œæˆæ ‡å¿—
            self.clock_cycle()
        
        # 5. è¯»å–ç»“æœ
        result = self.read_matrix_from_tpu(0x3000, a.shape[0], b.shape[1])
        return result
    
    def write_matrix_to_tpu(self, matrix, base_addr):
        """å°†çŸ©é˜µå†™å…¥TPUå†…å­˜"""
        flat_data = matrix.flatten().astype(np.uint32)
        for i, value in enumerate(flat_data):
            self.write_register(base_addr + i*4, value)
    
    def read_matrix_from_tpu(self, base_addr, rows, cols):
        """ä»TPUå†…å­˜è¯»å–çŸ©é˜µ"""
        data = []
        for i in range(rows * cols):
            value = self.read_register(base_addr + i*4)
            data.append(value)
        return np.array(data).reshape(rows, cols)

# ä½¿ç”¨ç¤ºä¾‹
if __name__ == "__main__":
    rtl = RTLInterface()
    
    # åˆ›å»ºæµ‹è¯•çŸ©é˜µ
    a = np.random.randint(0, 100, (4, 4)).astype(np.uint32)
    b = np.random.randint(0, 100, (4, 4)).astype(np.uint32)
    
    # ä½¿ç”¨RTLæ‰§è¡ŒçŸ©é˜µä¹˜æ³•
    result = rtl.matrix_multiply(a, b)
    
    print("Matrix A:")
    print(a)
    print("Matrix B:")
    print(b)
    print("RTL Result:")
    print(result)
```

## ğŸš€ æ–¹æ³•4ï¼šå®Œæ•´çš„RTLæµ‹è¯•ç¯å¢ƒ

### 4.1 åˆ›å»ºRTLæµ‹è¯•è„šæœ¬

```bash
#!/bin/bash
# run_rtl_tests.sh

echo "ğŸš€ å¯åŠ¨RISC-V AIåŠ é€Ÿå™¨RTLæµ‹è¯•"

# 1. ç¼–è¯‘RTLä»£ç 
echo "ğŸ“¦ ç¼–è¯‘RTLä»£ç ..."
make clean
make sim-verilator

# 2. è¿è¡ŒåŸºæœ¬åŠŸèƒ½æµ‹è¯•
echo "ğŸ§ª è¿è¡ŒåŸºæœ¬åŠŸèƒ½æµ‹è¯•..."
cd verification/unit_tests
make test-tpu-basic
make test-vpu-basic
make test-memory-basic

# 3. è¿è¡ŒAIæŒ‡ä»¤æµ‹è¯•
echo "ğŸ¤– è¿è¡ŒAIæŒ‡ä»¤æµ‹è¯•..."
make test-ai-instructions

# 4. è¿è¡Œæ€§èƒ½æµ‹è¯•
echo "âš¡ è¿è¡Œæ€§èƒ½æµ‹è¯•..."
cd ../benchmarks
make benchmark-matmul
make benchmark-conv2d

# 5. ç”Ÿæˆæµ‹è¯•æŠ¥å‘Š
echo "ğŸ“Š ç”Ÿæˆæµ‹è¯•æŠ¥å‘Š..."
python3 generate_rtl_report.py

echo "âœ… RTLæµ‹è¯•å®Œæˆï¼"
```

### 4.2 RTLæµ‹è¯•æŠ¥å‘Šç”Ÿæˆå™¨

```python
# generate_rtl_report.py
import os
import json
from pathlib import Path

def parse_simulation_results():
    """è§£æä»¿çœŸç»“æœ"""
    results = {}
    
    # è§£ææ³¢å½¢æ–‡ä»¶
    vcd_files = list(Path("verification").rglob("*.vcd"))
    
    for vcd_file in vcd_files:
        test_name = vcd_file.stem
        results[test_name] = {
            "status": "PASS" if vcd_file.exists() else "FAIL",
            "waveform": str(vcd_file),
            "cycles": count_clock_cycles(vcd_file)
        }
    
    return results

def count_clock_cycles(vcd_file):
    """ç»Ÿè®¡æ—¶é’Ÿå‘¨æœŸæ•°"""
    # ç®€åŒ–å®ç°ï¼Œå®é™…éœ€è¦è§£æVCDæ–‡ä»¶
    return 1000  # ç¤ºä¾‹å€¼

def generate_performance_metrics():
    """ç”Ÿæˆæ€§èƒ½æŒ‡æ ‡"""
    return {
        "tpu_throughput": "256 TOPS",
        "vpu_throughput": "64 GFLOPS", 
        "memory_bandwidth": "1.6 TB/s",
        "power_consumption": "150W"
    }

def main():
    print("ğŸ“Š ç”ŸæˆRTLæµ‹è¯•æŠ¥å‘Š...")
    
    # æ”¶é›†æµ‹è¯•ç»“æœ
    sim_results = parse_simulation_results()
    perf_metrics = generate_performance_metrics()
    
    # ç”ŸæˆæŠ¥å‘Š
    report = {
        "timestamp": "2024-01-01T00:00:00Z",
        "rtl_version": "v1.0.0",
        "simulation_results": sim_results,
        "performance_metrics": perf_metrics,
        "summary": {
            "total_tests": len(sim_results),
            "passed_tests": sum(1 for r in sim_results.values() if r["status"] == "PASS"),
            "failed_tests": sum(1 for r in sim_results.values() if r["status"] == "FAIL")
        }
    }
    
    # ä¿å­˜æŠ¥å‘Š
    with open("rtl_test_report.json", "w") as f:
        json.dump(report, f, indent=2)
    
    # æ‰“å°æ‘˜è¦
    print(f"âœ… æµ‹è¯•é€šè¿‡: {report['summary']['passed_tests']}")
    print(f"âŒ æµ‹è¯•å¤±è´¥: {report['summary']['failed_tests']}")
    print(f"ğŸ“„ æŠ¥å‘Šå·²ä¿å­˜: rtl_test_report.json")

if __name__ == "__main__":
    main()
```

## ğŸ“‹ æ€»ç»“å¯¹æ¯”

| æ–¹æ³• | çœŸå®åº¦ | æ€§èƒ½ | å¼€å‘ä¾¿åˆ©æ€§ | æˆæœ¬ |
|------|--------|------|------------|------|
| Pythonä»¿çœŸå™¨ | â­â­ | â­â­â­ | â­â­â­â­â­ | å…è´¹ |
| RTLä»¿çœŸ | â­â­â­â­ | â­â­ | â­â­â­ | å…è´¹ |
| FPGAéƒ¨ç½² | â­â­â­â­â­ | â­â­â­â­ | â­â­ | $100-1000 |
| ASICåˆ¶é€  | â­â­â­â­â­ | â­â­â­â­â­ | â­ | $100K+ |

## ğŸ¯ æ¨èä½¿ç”¨æ–¹æ¡ˆ

### å¼€å‘é˜¶æ®µ
1. **Pythonä»¿çœŸå™¨** - å¿«é€ŸåŸå‹å’Œç®—æ³•éªŒè¯
2. **RTLä»¿çœŸ** - éªŒè¯ç¡¬ä»¶é€»è¾‘æ­£ç¡®æ€§

### éªŒè¯é˜¶æ®µ  
1. **RTLä»¿çœŸ** - è¯¦ç»†åŠŸèƒ½éªŒè¯
2. **FPGAéƒ¨ç½²** - çœŸå®ç¡¬ä»¶éªŒè¯

### ç”Ÿäº§é˜¶æ®µ
1. **ASICåˆ¶é€ ** - æœ€ç»ˆäº§å“

## ğŸš€ ç«‹å³å¼€å§‹

```bash
# 1. è¿è¡ŒRTLä»¿çœŸ
make sim

# 2. æŸ¥çœ‹æ³¢å½¢
gtkwave verification/benchmarks/work/simple_test.vcd

# 3. è¿è¡Œå®Œæ•´æµ‹è¯•
bash run_rtl_tests.sh
```

è¿™æ ·ä½ å°±èƒ½çœŸæ­£è°ƒç”¨å’Œæ‰§è¡ŒRISC-V AIåŠ é€Ÿå™¨çš„RTLç¡¬ä»¶ä»£ç äº†ï¼