DESING
-- Adder_Full
library IEEE;
use IEEE.std_logic_1164.all;

entity adder_full is
port(
  i_a: in std_logic;
  i_b: in std_logic;
  i_cin: in std_logic;
  o_s: out std_logic;
  o_cout: out std_logic);
end adder_full;

architecture arch of adder_full is
begin
  process(i_a, i_b, i_cin) is
  begin
    o_s <= i_a xor i_b xor i_cin;
    o_cout <= (i_a and i_b) or (i_a and i_cin) or (i_b and i_cin);
  end process;
end arch;
